


IW4069UB

HEX INVERTER

High-Voltage Silicon-Gate CMOS

The IW4069UB types consist of six inverter circuits. These devices are intended for all general-purpose inverter applications where the medium-power TTL-drive and logic-level-conversion capabilities of circuits such as the IW4049UB Hex Inverter/Buffers are not required. Each of the six inverters is a single stage

- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
0.5 V min @ 5.0 V supply
1.0 V min @ 10.0 V supply
1.0 V min @ 15.0 V supply




ORDERING INFORMATION

IW4069UBN Plastic

IW4069UBD SOIC


$T_A = -55^\circ$ to 125° C for all packages

LOGIC DIAGRAM



PIN 14 = V_{CC}
PIN 7 = GND

PIN ASSIGNMENT



FUNCTION TABLE

Inputs	Output
A	Y
L	H
H	L

IW4069UB

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I_{IN}	DC Input Current, per Pin	± 10	mA
P_D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
P_D	Dissipation per Output Transistor	100	mW
Tstg	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	3.0	18	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_A	Operating Temperature, All Package Types	-55	+125	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

IW4069UB

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter		Test Conditions	V _{CC} V	Guaranteed Limit			Unit
					≥-55°C	25°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	High-Input	V _{OUT} =0.5V	5.0	4	4	4	V
			V _{OUT} =1.0 V	10	8	8	8	
			V _{OUT} =1.5V	15	12.5	12.5	12.5	
V _{IL}	Maximum Low-Level Input Voltage	Low-Input	V _{OUT} = V _{CC} - 0.5 V	5.0	1	1	1	V
			V _{OUT} = V _{CC} - 1 V	10	2	2	2	
			V _{OUT} = V _{CC} - 1.5 V	15	2.5	2.5	2.5	
V _{OH}	Minimum High-Level Output Voltage	High-Output	V _{IN} =GND	5.0	4.95	4.95	4.95	V
				10	9.95	9.95	9.95	
				15	14.95	14.95	14.95	
V _{OL}	Maximum Low-Level Output Voltage	Low-Output	V _{IN} = V _{CC}	5.0	0.05	0.05	0.05	V
				10	0.05	0.05	0.05	
				15	0.05	0.05	0.05	
I _{IN}	Maximum Input Leakage Current		V _{IN} = GND or V _{CC}	18	±0.1	±0.1	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	Supply	V _{IN} = GND or V _{CC}	5.0	0.25	0.25	7.5	μA
				10	0.5	0.5	15	
				15	1.0	1.0	30	
				20	5.0	5.0	150	
I _{OL}	Minimum Output Low Current (Sink)	Output (Sink)	V _{IN} = GND or V _{CC}	5.0	0.64	0.51	0.36	mA
				10	1.6	1.3	0.9	
				15	4.2	3.4	2.4	
				U _{OL} =0.4 V				
I _{OH}	Minimum Output High Current (Source)	Output (Source)	V _{IN} = GND or V _{CC}	5.0	-2.0	-1.6	-1.15	mA
				5.0	-0.64	-0.51	-0.36	
				10	-1.6	-1.3	-0.9	
				15	-4.2	-3.4	-2.4	
				U _{OH} =2.5 V				
			U _{OH} =4.6 V					
			U _{OH} =9.5 V					
			U _{OH} =13.5 V					

IW4069UB

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, $R_L=200\text{k}\Omega$, Input $t_r=t_f=20\text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			≥ -55 $^{\circ}\text{C}$	25°C	≤ 125 $^{\circ}\text{C}$	
t_{PLH} , t_{PHL}	Maximum Propagation Delay, Input A to Output Y (Figure 1)	5.0	110	110	220	ns
		10	60	60	120	
		15	50	50	100	
t_{TLH} , t_{THL}	Maximum Output Transition Time, Any Output (Figure 1)	5.0	200	200	400	ns
		10	100	100	200	
		15	80	80	160	
C_{IN}	Maximum Input Capacitance	-		15		pF




Figure 1. Switching Waveforms

EXPANDED LOGIC DIAGRAM (1/6 of the Device)

