
## **Document Title**

32Kx8 Bit High-Speed CMOS Static RAM(5V Operating).
Operated at Commercial and Industrial Temperature Ranges.

# **Revision History**

Rev.No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Aug. 1. 1998	Preliminary
Rev. 1.0	Release to Final Data Sheet.	Nov. 2. 1998	Final
Rev. 2.0	2.1. Add Low Power Version.	Feb. 25. 1999	Final
	2.2. Add data retention charactoristic.		







# 32K x 8 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 10, 12, 15ns(Max.)
- Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 2mA(Max.)

 $\begin{array}{c} 0.6 \text{mA}(\text{Max.}) \;\; \text{L-ver. Only} \\ \text{Operating} \quad \; \text{K6E0808C1E-10}: 80 \text{mA}(\text{Max.}) \end{array}$ 

K6E0808C1E-12:80mA(Max.) K6E0808C1E-15:80mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- 2V Minimum Data Retention : L-Ver. only
- · Standard Pin Configuration

K6E0808C1E-J : 28-SOJ-300 K6E0808C1E-T : 28-TSOP1-0813. 4F

#### **ORDERING INFORMATION**

K6E0808C1E-C10/C12/C15	Commercial Temp.
K6E0808C1E-I10/I12/I15	Industrial Temp.


### **FUNCTIONAL BLOCK DIAGRAM**




### **GENERAL DESCRIPTION**

The K6E0808C1E is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The K6E0808C1E uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6E0808C1E is packaged in a 300mil 28-pin plastic SOJ or TSOP1 forward.

## PIN CONFIGURATION (Top View)





### **PIN FUNCTION**

Pin Name	Pin Function			
A0 - A14	Address Inputs			
WE	Write Enable			
CS	Chip Select			
ŌE	Output Enable			
I/O1 ~ I/O8	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			



#### **ABSOLUTE MAXIMUM RATINGS\***

Parame	eter	Symbol	Rating	Unit
Voltage on Any Pin Relativ	ve to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Re	lative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **RECOMMENDED DC OPERATING CONDITIONS\***(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit			
Supply Voltage	Vcc	4.5 5.0		5.5	V			
Ground	Vss	Vss 0 0		0	V			
Input High Voltage	VIH	2.2	<	Vcc+0.5***	V			
Input Low Voltage	VIL	-0.5**	3,35	0.8	V			
The above parameters are also guaranteed at industrial temperature range.  VIL(Min) = -2.0(Pulse Width≤7ns) for I≤20mA.  *VH(Max) = Vcc+2.0V(Pulse Width≤7ns) for I≤20mA.								

 <sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.
 \*\* V<sub>IL</sub>(Min) = -2.0(Pulse Width≤7ns) for I≤20mA.

## DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=5.0V±10% unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	lLO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-2	2	μА	
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	80	mA
		CS=VIL, VIN = VIH or VIL, IOUT=0mA		-	80	
		1001-01114	15ns	-	80	
Standby Current	Isb	Min. Cycle, CS=Vін		-	20	mA
	ISB1	f=0MHz, <del>CS</del> ≥Vcc-0.2V,	Normal	-	2	mA
		Vin≥Vcc-0.2V or Vin≤0.2V	L-Ver	-	0.6	
Output Low Voltage Level Vol		IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	=	V
	VoH1**	Iон1=0.1mA		-	3.95	V

 $<sup>^{\</sup>star}$  The above parameters are also guaranteed at industrial temperature range. \*\* Vcc=5.0V±5%, Temp.=25°C.

## CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.



<sup>\*\*\*</sup> VIH(Max) = Vcc+2.0V(Pulse Width≤7ns) for I≤20mA.


## **AC CHARACTERISTICS**(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

### **TEST CONDITIONS**


Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

<sup>\*</sup> The above test conditions are also applied at industrial temperature range.

## Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



\* Including Scope and Jig Capacitance

### **READ CYCLE\***

Parameter	Cumbal	K6E0808C1E-10		K6E0808C1E-12		K6E0808C1E-15		l lmit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	=	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	=	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	ns

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

### WRITE CYCLE\*


Paramatan.	Comple al	K6E080	8C1E-10	K6E0808C1E-12		K6E0808C1E-15		l lmit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	8	-	9	-	10	-	ns
Address Setup Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	twp	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	twP1	10	-	12	-	15	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	ns

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.




## **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$ 



### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




### NOTES(READ CYCLE)

- 1.  $\overline{\text{WE}}$  is high for read cycle.
- IVEL IS HIGH FOR THE LEAST CYCLE.
   All read cycle timing is referenced from the last valid address to the first transition address.
   It zand to Lazare defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- Device is continuously selected with CS=VIL.


   Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


## TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)





### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$ . A write begins at the latest transition  $\overline{\text{CS}}$  going low and  $\overline{\text{WE}}$  going low; A write ends at the earliest transition  $\overline{\text{CS}}$  going high or  $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the end
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{\sf OE}$ ,  $\overline{\sf CS}$  and  $\overline{\sf WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If  $\overline{\text{CS}}$  goes low simultaneously with  $\overline{\text{WE}}$  going or after  $\overline{\text{WE}}$  going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



## **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc


<sup>\*</sup> X means Don't Care.

## DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit			
Vcc for Data Retention	Vdr	<del>CS</del> ≥Vcc-0.2V	2.0	-	5.5	V			
Data Retention Current	IDR	Vcc=3.0V, CS≥Vcc-0.2V Vln≥Vcc-0.2V or Vln≤0.2V	-	-	0.5	mA			
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns			
Recovery Time	trdr	Wave form(below)	5	-	ı	ms			
* The above parameters are also guaranteed at industrial temperature range.  Data Retention Characteristic is for L-Ver only.									

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-Ver only.

## DATA RETENTION WAVE FORM



## **PACKAGE DIMENSIONS**

Units:millimeters/Inches

## 28-SOJ-300

