

64M-Bit (8Mx8 /4Mx16) CMOS MASK ROM

FEATURES

- Switchable organization
8,388,608 x 8(byte mode)
4,194,304 x 16(word mode)
- Fast access time
Random Access Time/Page Access Time
3.3V Operation : 100/30ns(Max.)@CL=50pF,
120/40ns(Max.)@CL=100pF
3.0V Operation : 120/40ns(Max.)@CL=100pF
8 Words / 16 Bytes page access
- Supply voltage : single +3.0V/ single +3.3V
- Current consumption
Operating : 60mA(Max.)
Standby : 50μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
K3P7V(U)1000B-YC : 48-TSOP1-1218

GENERAL DESCRIPTION

The K3P7V(U)1000B-YC is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 8,388,608 x 8 bit(byte mode) or as 4,194,304 x 16 bit(word mode) depending on BHE voltage level.(See mode selection table)

This device includes page read mode function, page read mode allows 8 words (or 16 bytes) of data to read fast in the same page, \overline{CE} and $A_3 \sim A_{21}$ should not be changed.


This device operates with 3.0V or 3.3V power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.

The K3P7V(U)1000B-YC is packaged in a 48-TSOP1.

FUNCTIONAL BLOCK DIAGRAM




Pin Name	Pin Function
A ₀ - A ₂	Page Address Inputs
A ₃ - A ₂₁	Address Inputs
Q ₀ - Q ₁₄	Data Outputs
Q ₁₅ /A-1	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
V _{cc}	Power
V _{ss}	Ground
N.C	No Connection

K3P7V(U)1000B-YC

CMOS MASK ROM

PIN CONFIGURATION



K3P7V(U)1000B-YC

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN}	-0.3 to +4.5	V
Temperature Under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature	T _{STG}	-55 to +150	°C

NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	2.7/3.0	3.0/3.3	3.3/3.6	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC}	Cycle=5MHz, all outputs open, $\overline{CE}=\overline{OE}=V_{IL}$, V _{IN} =0.45V to 2.4V (AC Test Condition)	Vcc=3.3V±0.3V	-	60	mA
			Vcc=3.0V±0.3V		50	mA
Standby Current(TTL)	ISB1	$\overline{CE}=V_{IH}$, all outputs open			500	μA
Standby Current(CMOS)	ISB2	$\overline{CE}=V_{CC}$, all outputs open			50	μA
Input Leakage Current	I _{LI}	V _{IN} =0 to Vcc	-		10	μA
Output Leakage Current	I _{LO}	V _{OUT} =0 to Vcc	-		10	μA
Input High Voltage, All Inputs	V _{IH}		2.0	Vcc+0.3		V
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.6		V
Output High Voltage Level	V _{OH}	I _{OH} =-400μA	2.4	-		V
Output Low Voltage Level	V _{OL}	I _{OL} =2.1mA	-	0.4		V

NOTE : Minimum DC Voltage(V_{IL}) is -0.3V on input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input pins(V_{IH}) is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

K3P7V(U)1000B-YC

CMOS MASK ROM

MODE SELECTION

CE	OE	BHE	Q15/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q15 : Dout	Active
		L	Input	Operating	Q0~Q7 : Dout Q8~Q14 : Hi-Z	Active

CAPACITANCE (TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	COUT	VOUT=0V	-	12	pF
Input Capacitance	CIN	VIN=0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

AC CHARACTERISTICS (TA=0°C to +70°C, VCC=3.3V/3.0V±0.3V, unless otherwise noted.)

TEST CONDITIONS

Item	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	1.5V
Output Loads	1 TTL Gate and CL=50pF or 100pF


READ CYCLE

Item	Symbol	K3P7V1000B-YC10 (CL=50pF)		K3P7V1000B-YC12 (CL=100pF)		K3P7U1000B-YC12 (CL=100pF)		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	100		120		120		ns
Chip Enable Access Time	tACE		100		120		120	ns
Address Access Time	tAA		100		120		120	ns
Page Address Access Time	tPA		30		40		40	ns
Output Enable Access Time	tOE		30		40		40	ns
Output or Chip Disable to Output High-Z	tDF		20		20		20	ns
Output Hold from Address Change	tOH	0		0		0		ns


NOTE : Page Address is determined as below.
 Word mode (BHE=V_{IH}) : A₀, A₁, A₂
 Byte mode (BHE=V_{IL}) : A-1, A₀, A₁, A₂

TIMING DIAGRAM

READ



PAGE READ



NOTES :

*1. Byte Mode only. A-1 is Least Significant Bit Address. (BHE = V_{IL})

*2. Word Mode only. (BHE = V_{IH})

*3. t_{DF} is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.