Document Title

2Mx16 bit Uni-Transistor Random Access Memory

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial Draft - Design target	September 4, 2000	Advance
0.1	Revised - Change package type from FBGA to TBGA. - Improve operating current from 30mA to 25mA. - Change input and output reference voltage from 1.1V to 1.5V at AC test condition. - Expand max operating voltage from 3.0V to 3.3V. - Expand max operating temperature from 70°C to 85°C. - Release speed from 70/85ns to 100ns. - Release standby current form 170μA to 200μA.	February 9, 2001	Preliminary
1.0	 Add Power up timing diagram. Add AC characteristics for continuous write. Finalize Release standby current form 200μA to 250μA. Release deep power down current form 10μA to 20μA. Release twc for continuous write operation from 100ns to 110ns. Release tcw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. Release twp for continuous write operation from 90ns to 100ns. Release twp for continuous write operation from 90ns to 100ns. Release twp for continuous write operation from 90ns to 100ns. 	March 30, 2001	Final
2.0	Revised - Add product list	April 16, 2001	Final
3.0	Revised - Improve standby current from 250μA to 150μA.	May 28, 2001	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



2M x 16 bit Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 2M x16 bit
- Power Supply Voltage: 2.7~3.3V
- Three state output status
- Deep Power Down: Memory cell data hold invalid
- Package Type: 48-TBGA-9.00x12.00
- Compatible with Low Power SRAM

GENERAL DESCRIPTION

The K1S321615M is fabricated by SAMSUNGs advanced CMOS technology using one transistor memory cell. The device support, extended temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports deep power down mode for low standby current.

PRODUCT FAMILY


	0,,,,			Power Dissipation			
Product Family	Operating Temp.	Vcc Range	Speed (trc)	Standby Deep power down(ISBD, Max.)		Operating (Icc2, Max.)	PKG Type
K1S321615M-E	Extended(-25~85°C)	2.7~3.3V	100ns	150μΑ	20μΑ	25mA	48-TBGA-9.00x12.00

PIN DESCRIPTION

5 6 LB OE ZZ A1 A2 A0 UB CS I/O9 АЗ I/O1 A4 В I/O11 l/O10 A5 I/O2 A6 1/03 С Vss I/O12 A17 Α7 1/04 D . I/O13 Е Vcc DNU I/O14 I/O15 A14 A15 1/07 1/06 WE 1/016 A19 A12 A13 I/O8 G A18 A8 Α9 A10 A11 A20 Н

48-TBGA: Top View(Ball Down)

FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
ZZ	Deep Power Down	Vss	Ground
ŌE	Output Enable Input	UB	Upper Byte(I/O9~16)
WE	Write Enable Input	LB	Lower Byte(I/O1~8)
A0~A20	Address Inputs	DNU	Do Not Use ¹⁾
I/O1~I/O16	Data Inputs/Outputs		

¹⁾ Reserved for future user

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

- 2 -



POWER UP SEQUENCE

- 1. Apply power.
- 2. Maintain stable power(Vcc min.=2.7V) for a minium 200µs with CS=high.
- 3. Issue read operation at least twice.

FUNCTIONAL DESCRIPTION

cs	ZZ	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Deep Power Down
L	Н	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	Ш	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	H	┙	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	┙	L	Din	Din	Word Write	Active
	X means dont care.(Must be low or high state) ABSOLUTE MAXIMUM RATINGS ¹⁾								


^{1.} X means dont care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Iten	1	Symbol	Ratings	Unit
Voltage on any pin relative to	Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative	e to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation		Po	1.0	W
Storage temperature		Тѕтс	-65 to 150	°C
Operating Temperature		TA	-25 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 seconds may affect reliability.

STANDBY MODE STATE MACHINES



STANDBY MODE CHARACTERISTIC

Power Mode Memory Cell Data		Standby Current(mA)	Wait Time(ns)		
Standby Valid		150	0		
Deep Power Down	Invaild	20	200		



U*t*RAM K1S321615M

PRODUCT LIST

Extended Temperature Products(-25~85°C)					
Part Name	Function				
K1S321615M-EE10	48-TBGA with 48 ball, 100ns, 3.0V				

RECOMMENDED DC OPERATING CONDITIONS()

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

^{1.} Ta=-25 to 85°C, otherwise specified.

CAPACITANCE¹⁾(f=1MHz, TA=25°C)

CAPACITANCE ¹⁾ (f=1MHz,	The state of the s					
Item	Symbol	Test Condition	Min	Max	Unit	
Input capacitance	Cin	Vin=0V	_	8	pF	
Input/Output capacitance	Cio	Vio=0V	-	10	pF	

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Typ ¹⁾	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS=VIH, ZZ=VIH, OE=VIH or WE=VIL, VIO=Vss to Vcc	-1	-	1	μΑ
Average operating current	ICC1	ycle time=1μs, 100% duty, Iιο=0mA, CS≤0.2V, Z≥Vcc-0.2V, Vι∩≤0.2V or Vιη≥Vcc-0.2V		2	5	mA
	ICC2	Cycle time=Min, Iio=0mA, 100% duty, $\overline{\text{CS}}$ =ViL, $\overline{\text{ZZ}}$ =ViH, VIN=ViL or ViH	-	18	25	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, ZZ≥Vcc-0.2V, Other inputs=Vss to Vcc	-	120	150	μΑ
Deep Power Down	ISBD	ZZ≤0.2V, Other inputs=Vss to Vcc	-	5	20	μΑ

^{1.} Typical values are tested at Vcc=3.0V, Ta=25°C and not guaranteed.




^{2.} Overshoot: Vcc+1.0V in case of pulse width ≤20ns.

Undershoot: -1.0V in case of pulse width ≤20ns.
 Overshoot and undershoot are sampled, not 100% tested.

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load(See right): CL=50pF



* Include scope and jig capacitance

AC CHARACTERISTICS(Vcc=2.7~3.3V, TA=-25 to 85°C)

	Parameter List	Symbol	100	ns¹)	100ns ²⁾		Units
			Min	Max	Min	Max	
	Read Cycle Time	trc	100	-	100	-	ns
	Address Access Time	taa	-	100	-	100	ns
	Chip Select to Output	tco	-	100	-	100	ns
	Output Enable to Valid Output	toe	-	50	-	50	ns
	UB, LB Access Time	tва	-	100		100	ns
Read	Chip Select to Low-Z Output	tLZ	10	西西	10	-	ns
Neau	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	toLZ	5	4.0	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	0	25	ns
	UB, LB Disable to High-Z Output	tBHZ	0	25	0	25	ns
	Output Disable to High-Z Output	tonz	0	25	0	25	ns
	Output Hold from Address Change	toн	5	-	5	-	ns
	Write Cycle Time	twc	100	-	110	-	ns
	Chip Select to End of Write	tcw	80	-	100	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	80	-	100	-	ns
	UB, LB Valid to End of Write	tsw	80	-	100	-	ns
Write	Write Pulse Width	twp	70	-	100	-	ns
	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twnz	0	30	0	30	ns
	Data to Write Time Overlap	tow	40	-	40	-	ns
	Data Hold from Write Time	tDH	0	-	0		ns
	End Write to Output Low-Z	tow	5	-	5	-	ns


^{1.} The characteristics which is restricted for continuous write operation over 20 times, please refer to technical note.




^{2.} The characteristics for continuous write operation.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{ZZ} = \overline{WE} = V_{IH}$, \overline{UB} or/and $\overline{LB} = V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2)(ZZ=WE=VIH)




(READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
- 3. The minimum read cycle(tRC) is determined later one of the tRC1 and tRC2.




TIMING WAVEFORM OF WRITE CYCLE(1)(WE Controlled, ZZ=VIH)



TIMING WAVEFORM OF WRITE CYCLE(2)(CS Controlled, ZZ=VIH)




TIMING WAVEFORM OF WRITE CYCLE(3)(UB, LB Controlled, ZZ=Vih)



(WRITE CYCLE)


- 1. A <u>write</u> occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A <u>write</u> begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The two is measured from the beginning of write to the end of write.
- tow is measured from the CS going low to the end of write.
 tax is measured from the Address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

TIMING WAVEFORM OF DEEP POWER DOWN MODE






TIMING WAVEFORM OF POWER UP(1)



TIMING WAVEFORM OF POWER UP(2)(No Dummy Cycle)








PACKAGE DIMENSION

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)

Unit: millimeters








Side View

	Min	Тур	Max
Α	-	0.75	-
В	8.90	9.00	9.10
B1	-	3.75	-
С	11.90	12.00	12.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
V	_	_	0.08





Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are ± 0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)





TECHNICAL NOTE

UtRAM USAGE AND TIMING

INTRODUCTION

UtRAM is based on single-transistor DRAM cells. As with any other DRAM, the data in these cells must be periodically refreshed to prevent data loss. What makes the UtRAM unique is that it offers a true SRAM style interface that hides all refresh operations from the memory controller.

START WITH A DRAM TECHNOLOGY


The key to the UtRAM is its high speed and low power. This speed comes from the use of many small blocks, often just 32Kbits each, to create UtRAM arrays. The small blocks have short word lines with little capacitance, eliminating a major source of operating current in conventional DRAM blocks.

Each independent macro-cell on a UtRAM device consists of a number of these blocks. Each chip has one or more macro.

The address decoding logic is also fast. UtRAM perform a complete read operation in every tRC, but UtRAM needs power up sequence like a DRAM.

Power Up Sequence and Diagram

- 1. Apply power.
- 2. Maintain stable power for a minium 200µs with CS=high.
- 3. Issue read operation at least 2 times.



DESIGN ACHIEVES SRAM SPECIFIC OPERATIONS

The UfRAM design works just like an SRAM, with no wait states or other overhead for precharging or refreshing its internal DRAM cells. SAMSUNG Electronics(SAMSUNG) hides these operations with advanced design. Precharging takes place during every access, overlapped with the end of the cycle and the decoding portion of the next cycle.


Hiding refresh is more difficult, Every row in every block must be refreshed at least once during the refresh interval to prevent data loss. SAMSUNG provides a internal refresh controller for devices. When all accesses during a refresh interval are directed to one macro-cell, as can happen in signal processing applications, a more sophisticated approach is required to hide refresh. The pseudo SRAM, sometimes used on these applications, which is required a memory controller that can hold off accesses when a refresh operation is needed. SAMSUNG unique qualitative advantage over these parts(in addition to quantitative improvements in access speed and power consumption) is that the UtRAM never needs to hold off accesses, and indeed it has no hold off signal. The circuitry that gives SAMSUNG this advantage is fairly simple but has not previously been disclosed.


AVOID TIMING

Following figures are show you a abonormal timing which is not supported on UtRAM and their solution.

At read operation, if your system have a timing which sustain invalid states over 4us at read mode like Figure 1. There are some guide line for proper operation of UtRAM.

When your system have multiple invalid address signal shorter than tRC on the timing which showed in Figure 1, UtRAM need a normal read timing during that cycle(Figure 2) or toggle the CS to high about tRC(Figure 3).





Write operation have similar restricted operation with Read. If your system have a timing which sustain invalid states over 4us at write mode and system have continuous write signal with Min. tWC over 4us like Figure 4.

You must put read timing on the cycle(Figure 5) or toggle the CS to high about tRC(Figure 6).

