

**Document Title**

**128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM**

**Revision History**

<b>Rev. No</b>	<b>History</b>	<b>Draft Date</b>	<b>Remark</b>
0.0	Initial draft	Jan. 22. 2000	Preliminary
0.1	Add tCYC 300MHz.	Feb. 10. 2000	Preliminary
0.2	1. Changed DC condition at Icc and Isb. Icc ; from 540mA to 590mA at -30, from 490mA to 540mA at -27, from 440mA to 490mA at -25, from 410mA to 460mA at -22, from 390mA to 440mA at -20, from 370mA to 420mA at -18,  Isb ; from 190mA to 200mA at -30, from 180mA to 190mA at -27, from 170mA to 180mA at -25, from 160mA to 170mA at -22, from 150mA to 160mA at -20, from 140mA to 150mA at -18,	April. 03. 2000	Preliminary
1.0	1. Final spec release 2. Changed input & output capacitance. CIN ; from 6pF to 5pF, COUT ; from 8pF to 7pF, 3. Changed part number from K7A4036(18)00A -under 167MHz to K7A4036(18)09A -over183MHz	May. 15. 2000	Final
2.0	1. Changed Input setup at -275MHz and 300MHz From 0.8ns to 0.75ns,	August. 17. 2000	Final
3.0	1. Changed Input setup at -300MHz From 0.75ns to 0.6ns	August. 30. 2000	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

## 128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM

### FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- $V_{DD} = 3.3V + 0.3V - 0.165V$  Power Supply.
- $V_{DDQ}$  Supply Voltage  $3.3V + 0.3V - 0.165V$  for 3.3V I/O or  $2.5V + 0.4V - 0.125V$  for 2.5V I/O.
- 5V Tolerant Inputs Except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention ; 2cycle Enable, 1cycle Disable.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Output.
- 100-TQFP-1420A .

### FAST ACCESS TIMES

PARAMETER	Symbol	-30	-27	-25	-22	-20	-18	Unit
Cycle Time	tCYC	3.3	3.6	4.0	4.4	5.0	5.4	ns
Clock Access Time	tCD	2.2	2.2	2.4	2.6	2.8	3.0	ns
Output Enable Access Time	tOE	2.2	2.2	2.4	2.6	2.8	3.0	ns

### GENERAL DESCRIPTION

The K7A403609A and K7A401809A are 4,718,592-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

It is organized as 128K(256K) words of 36(18) bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications;  $\overline{GW}$ ,  $\overline{BW}$ ,  $\overline{LBO}$ , ZZ. Write cycles are internally self-timed and synchronous.


Full bus-width write is done by  $\overline{GW}$ , and each byte write is performed by the combination of  $\overline{WEx}$  and  $\overline{BW}$  when  $\overline{GW}$  is high. And with  $\overline{CS1}$  high,  $\overline{ADSP}$  is blocked to control signals. Burst cycle can be initiated with either the address status processor( $\overline{ADSP}$ ) or address status cache controller( $\overline{ADSC}$ ) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance( $\overline{ADV}$ ) input.

$\overline{LBO}$  pin is DC operated and determines burst sequence(linear or interleaved).

ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.

The K7A403609A and K7A401809A are fabricated using SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

### LOGIC BLOCK DIAGRAM




**K7A403609A****K7A401809A****128Kx36 & 256Kx18 Synchronous SRAM****PIN CONFIGURATION(TOP VIEW)****PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A <sub>0</sub> - A <sub>16</sub>	Address Inputs	32,33,34,35,36,37 44,45,46,47,48,49 50,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
		VSS	Ground		17,40,67,90
<u>ADV</u>	Burst Address Advance	83	N.C.	No Connect	14,16,38,39,42,43,66
<u>ADSP</u>	Address Status Processor	84			
<u>ADSC</u>	Address Status Controller	85	DQao-a <sub>7</sub>	Data Inputs/Outputs	52,53,56,57,58,59,62,63
<u>CLK</u>	Clock	89	DQbo-b <sub>7</sub>		68,69,72,73,74,75,78,79
<u>CS1</u>	Chip Select	98	DQco-c <sub>7</sub>		2,3,6,7,8,9,12,13
<u>CS2</u>	Chip Select	97	DQdo-d <sub>7</sub>		18,19,22,23,24,25,28,29
<u>CS2</u>	Chip Select	92	DQPa-Pd		51,80,1,30
<u>WE<sub>x</sub></u> (x=a,b,c,d)	Byte Write Inputs	93,94,95,96			
<u>OE</u>	Output Enable	86	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
<u>GW</u>	Global Write Enable	88	VSSQ	Output Ground	5,10,21,26,55,60,71,76
<u>BW</u>	Byte Write Enable	87			
<u>ZZ</u>	Power Down Input	64			
<u>LBO</u>	Burst Mode Control	31			



ELECTRONICS

**K7A403609A****K7A401809A****128Kx36 & 256Kx18 Synchronous SRAM****PIN CONFIGURATION(TOP VIEW)****PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A <sub>0</sub> - A <sub>17</sub>	Address Inputs	32,33,34,35,36,37, 44,45,46,47,48,49, 50,80,81,82,99,100	VDD	Power Supply(+3.3V)	15,41,65,91
ADV	Burst Address Advance	83	Vss	Ground	17,40,67,90
ADSP	Address Status Processor	84	N.C.	No Connect	1,2,3,6,7,14,16,25,28,29, 30,38,39,42,43,51,52,53, 56,57,66,75,78,79,95,96
ADSC	Address Status Controller	85			
CLK	Clock	89	DQa <sub>0</sub> ~a <sub>7</sub>	Data Inputs/Outputs	58,59,62,63,68,69,72,73
CS <sub>1</sub>	Chip Select	98	DQb <sub>0</sub> ~b <sub>7</sub>		8,9,12,13,18,19,22,23
CS <sub>2</sub>	Chip Select	97	DQPa, Pb		74,24
CS <sub>2</sub>	Chip Select	92	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
WE <sub>x</sub>	Byte Write Inputs	93,94	VssQ	Output Ground	5,10,21,26,55,60,71,76
(x=a,b)					
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			



ELECTRONICS

# K7A403609A K7A401809A

## 128Kx36 & 256Kx18 Synchronous SRAM

### FUNCTION DESCRIPTION

The K7A403609A and K7A401809A are synchronous SRAM designed to support the burst address accessing sequence of the P6 and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC, ADSP and ADV and chip select pins.

The accesses are enabled with the chip select signals and output enabled signals. Wait states are inserted into the access with ADV.

When ZZ is pulled high, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP(regardless of WEx and ADSC)using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of CLK, are carried to the Data-out buffer by the next positive edge of CLK. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when WEx are sampled High and ADV is sampled low. And ADSP is blocked to control signals by disabling CS1.

All byte write is done by GW(regardless of BW and WEx), and each byte write is performed by the combination of BW and WEx when GW is high.

Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that samples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled Low(regardless of OE). Data is clocked into the data input register when WEx sampled Low. The address increases internally to the next address of burst, if both WEx and ADV are sampled Low. Individual byte write cycles are performed by any one or more byte write enable signals(WEA, WEB, WEC or WED) sampled low. The WEA controls DQa0 ~ DQa7 and DQPa, WEB controls DQb0 ~ DQb7 and DQPb, WEC controls DQC0 ~ DQC7 and DQPC, and WED controls DQd0 ~ DQd7 and DQPD. Read or write cycle may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP as are follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.

WEx are sampled on the same clock edge that sampled ADSC low(and ADSP high).

Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected.

### BURST SEQUENCE TABLE

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

### ASYNCHRONOUS TRUTH TABLE

(See Notes 1 and 2):

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

#### Notes

1. X means "Don't Care".
2. ZZ pin is pulled down internally.
3. For write cycles that follow read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.



ELECTRONICS

**K7A403609A****K7A401809A****128Kx36 & 256Kx18 Synchronous SRAM****TRUTH TABLES****SYNCHRONOUS TRUTH TABLE**

<u>CS1</u>	<u>CS2</u>	<u>CS2</u>	<u>ADSP</u>	<u>ADSC</u>	<u>ADV</u>	<u>WRITE</u>	<u>CLK</u>	<u>ADDRESS ACCESSED</u>	<u>OPERATION</u>
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

Notes : 1. X means "Don't Care". 2. The rising edge of clock is symbolized by ↑.

3. WRITE = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).**WRITE TRUTH TABLE(x36)**

<u>GW</u>	<u>BW</u>	<u>WEa</u>	<u>WEB</u>	<u>WEc</u>	<u>WEd</u>	<u>OPERATION</u>
H	H	X	X	X	X	READ
H	L	H	H	H	H	READ
H	L	L	H	H	H	WRITE BYTE a
H	L	H	L	H	H	WRITE BYTE b
H	L	H	H	L	L	WRITE BYTE c and d
H	L	L	L	L	L	WRITE ALL BYTES
L	X	X	X	X	X	WRITE ALL BYTES

Notes : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

**WRITE TRUTH TABLE(x18)**

<u>GW</u>	<u>BW</u>	<u>WEa</u>	<u>WEB</u>	<u>OPERATION</u>
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

Notes : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).



ELECTRONICS

**K7A403609A****K7A401809A****128Kx36 & 256Kx18 Synchronous SRAM****PASS-THROUGH TRUTH TABLE**

PREVIOUS CYCLE		PRESENT CYCLE				NEXT CYCLE
OPERATION	WRITE	OPERATION	CS <sub>1</sub>	WRITE	OE	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An Data=Qn-1 for one byte	L	H	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Qn-1 for one byte	H	H	L	No carryover from previous cycle

**Notes :** 1. This operation makes written data immediately available at output during a read cycle preceded by a write cycle.s

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.3 to 4.6	V
Voltage on V <sub>DDQ</sub> Supply Relative to V <sub>SS</sub>	V <sub>DDQ</sub>	-0.3 to 4.6	V
Voltage on Input Pin Relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.5	V
Voltage on I/O Pin Relative to V <sub>SS</sub>	V <sub>IO</sub>	-0.3 to V <sub>DDQ</sub> +0.5	V
Power Dissipation	PD	2.2	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>OPR</sub>	0 to 70	°C
Storage Temperature Range Under Bias	T <sub>BIAS</sub>	-10 to 85	°C

**\*Note :** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS at 3.3V I/O (0°C ≤ TA ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.6	V
	V <sub>DDQ</sub>	3.135	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V

**OPERATING CONDITIONS at 2.5V I/O (0°C ≤ TA ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.6	V
	V <sub>DDQ</sub>	2.375	2.5	2.9	V
Ground	V <sub>SS</sub>	0	0	0	V

**\*Note :** -36(275MHz) only support 2.5V I/O.

**CAPACITANCE\*(TA=25°C, f=1MHz)**

PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0V	-	7	pF

**\*Note :** Sampled not 100% tested.



ELECTRONICS

**K7A403609A****K7A401809A****128Kx36 & 256Kx18 Synchronous SRAM****DC ELECTRICAL CHARACTERISTICS**( $T_A=0$  to  $70^\circ C$ ,  $V_{DD}=3.3V+0.3V/-0.165V$ )

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Input Leakage Current(except ZZ)	I <sub>IL</sub>	$V_{DD} = \text{Max}$ ; $V_{IN}=V_{SS}$ to $V_{DD}$	-2	+2	$\mu A$
Output Leakage Current	I <sub>OL</sub>	Output Disabled, $V_{OUT}=V_{SS}$ to $V_{DDQ}$	-2	+2	$\mu A$
Operating Current	I <sub>CC</sub>	Device Selected, $I_{OUT}=0mA$ , $ZZ \leq V_{IL}$ , All Inputs= $V_{IL}$ or $V_{IH}$ , Cycle Time $\geq t_{CYC\ Min}$	-30	-	590
			-27	-	540
			-25	-	490
			-22	-	460
			-20	-	440
			-18	-	420
Standby Current	I <sub>SB</sub>	Device deselected, $I_{OUT}=0mA$ , $ZZ \leq V_{IL}$ , $f=\text{Max}$ , All Inputs $\leq 0.2V$ or $\geq V_{DD}-0.2V$	-30	-	200
			-27	-	190
			-25	-	180
			-22	-	170
			-20	-	160
			-18	-	150
	I <sub>SB1</sub>	Device deselected, $I_{OUT}=0mA$ , $ZZ \leq 0.2V$ , $f=0$ , All Inputs=fixed ( $V_{DD}-0.2V$ or $0.2V$ )	-	100	$mA$
	I <sub>SB2</sub>	Device deselected, $I_{OUT}=0mA$ , $ZZ \geq V_{DD}-0.2V$ , $f=\text{Max}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	50	$mA$
Output Low Voltage(3.3V I/O)	V <sub>OL</sub>	$I_{OL} = 8.0mA$	-	0.4	V
Output High Voltage(3.3V I/O)	V <sub>OH</sub>	$I_{OH} = -4.0mA$	2.4	-	V
Output Low Voltage(2.5V I/O)	V <sub>OL</sub>	$I_{OL} = 1.0mA$	-	0.4	V
Output High Voltage(2.5V I/O)	V <sub>OH</sub>	$I_{OH} = -1.0mA$	2.0	-	V
Input Low Voltage(3.3V I/O)	V <sub>IL</sub>		-0.5*	0.8	V
Input High Voltage(3.3V I/O)	V <sub>IH</sub>		2.0	$V_{DD}+0.5^{**}$	V
Input Low Voltage(2.5V I/O)	V <sub>IL</sub>		-0.3*	0.7	V
Input High Voltage(2.5V I/O)	V <sub>IH</sub>		1.7	$V_{DD}+0.5^{**}$	V

\*  $V_{IL}(\text{Min})=-2.0$ (Pulse Width  $\leq t_{CYC}/2$ )\*\*  $V_{IH}(\text{Max})=4.6$ (Pulse Width  $\leq t_{CYC}/2$ )\*\* In Case of I/O Pins, the Max.  $V_{IH}=V_{DDQ}+0.5V$ **TEST CONDITIONS** $(V_{DD}=3.3V+0.3V/-0.165V, V_{DDQ}=3.3V+0.3V/-0.165V \text{ or } V_{DD}=3.3V+0.3V/-0.165V, V_{DDQ}=2.5V+0.4V/-0.125V, T_A=0 \text{ to } 70^\circ C)$ 


PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	1ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	1ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	$V_{DDQ}/2$
Output Load	See Fig. 1



ELECTRONICS

# K7A403609A K7A401809A

## 128Kx36 & 256Kx18 Synchronous SRAM



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

Fig. 1

### AC TIMING CHARACTERISTICS ( $T_A=0$ to $70^\circ\text{C}$ , $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )


PARAMETER	Symbol	-30		-27		-25		-22		-20		-18		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	3.3	-	3.6	-	4.0	-	4.4	-	5.0	-	5.4	-	ns
Clock Access Time	tCD	-	2.2	-	2.2	-	2.4	-	2.6	-	2.8	-	3.0	ns
Output Enable to Data Valid	tOE	-	2.2	-	2.2	-	2.4	-	2.6	-	2.8	-	3.0	ns
Clock High to Output Low-Z	tLZC	0	-	0	-	0	-	0	-	0	-	0	-	ns
Output Hold from Clock High	tOH	0.8	-	0.8	-	0.8	-	1.0	-	1.0	-	1.0	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	2.2	-	2.2	-	2.4	-	2.6	-	2.8	-	3.0	ns
Clock High to Output High-Z	tHZA	0.8	2.2	0.8	2.2	0.8	2.4	1.0	2.6	1.0	2.8	1.0	3.0	ns
Clock High Pulse Width	tCH	1.5	-	1.5	-	1.7	-	2.0	-	2.0	-	2.4	-	ns
Clock Low Pulse Width	tCL	1.5	-	1.5	-	1.7	-	2.0	-	2.0	-	2.4	-	ns
Address Setup to Clock High	tAS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Address Status Setup to Clock High	tSS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Data Setup to Clock High	tDS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Write Setup to Clock High (GW, BW, WEX)	tWS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Address Advance Setup to Clock High	tADVS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Chip Select Setup to Clock High	tCSS	0.6	-	0.75	-	0.8	-	1.2	-	1.2	-	1.2	-	ns
Address Hold from Clock High	tAH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
Address Status Hold from Clock High	tSH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
Data Hold from Clock High	tDH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
Write Hold from Clock High (GW, BW, WEX)	tWH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
Address Advance Hold from Clock High	tADVH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
Chip Select Hold from Clock High	tCSH	0.3	-	0.3	-	0.3	-	0.4	-	0.4	-	0.4	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	2	-	2	-	2	-	2	-	cycle

- Notes :**
- All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
  - Both chip selects must be active whenever ADSC or ADSP is sampled low in order for this device to remain enabled.
  - ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.



ELECTRONICS


TIMING WAVEFORM OF READ CYCLE




□ Don't Care  
☒ Undefined

NOTES :  $\overline{W\!R\!T\!E} = L$  means  $\overline{G\!W} = L$ , or  $\overline{G\!W} = H$ ,  $\overline{B\!W} = L$ ,  $\overline{W\!E\!X} = L$   
 $\overline{C\!S} = L$  means  $\overline{C\!S_1} = L$ ,  $C\!S_2 = H$  and  $\overline{C\!S_2} = L$   
 $\overline{C\!S} = H$  means  $C\!S_1 = H$ , or  $\overline{C\!S_1} = L$  and  $C\!S_2 = H$ , or  $\overline{C\!S_1} = L$ , and  $C\!S_2 = L$


TIMING WAVEFORM OF WRITE CYCLE




**TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE(ADSP CONTROLLED , ADSC=HIGH)**



**TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED , ADSP=HIGH)**






## APPLICATION INFORMATION


### DEPTH EXPANSION

The Samsung 128Kx36 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 128K depth to 256K depth without extra logic.



### INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED , ADSC=HIGH)



\*Notes : n = 14 32K depth  
15 64K depth  
16 128K depth  
17 256K depth

□ Don't Care     Undefined




ELECTRONICS

## APPLICATION INFORMATION


### DEPTH EXPANSION

The Samsung 256Kx18 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.



### INTERLEAVE READ TIMING (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED , ADSC=HIGH)



\*Notes : n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth

□ Don't Care    × Undefined



ELECTRONICS

**K7A403609A  
K7A401809A**

**128Kx36 & 256Kx18 Synchronous SRAM**

---

**PACKAGE DIMENSIONS**

**100-TQFP-1420A**

Units ; millimeters/Inches

