### **Document Title**

128Kx8 bit Super Low Power and Low Voltage CMOS Static RAM

### **Revision History**

Revision No.	<u>History</u>	Draft Data	<u>Remark</u>
0.0	Initial Draft	November 27, 2001	Preliminary
0.1	Revise - Changed Package Type : 48(36)-TBGA-6.00x7.00 to 32-TSOP1-0813.4F	December 13, 2001	Preliminary
1.0	Finalize	June 12, 2002	Final

爱 子 <sup>法 资本 发</sup>示 COM·CO

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserves the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



## **CMOS SRAM**

### 128Kx8 bit Super Low Power and Low Voltage CMOS Static RAM

#### **FEATURES**

- Process Technology: Full CMOS
- Organization: 128K x8 bit
- Power Supply Voltage: 3.0~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 32-TSOP1-0813.4F

#### **GENERAL DESCRIPTION**

The K6F1008V2C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial temperature range and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


### **PRODUCT FAMILY**

				Power Di	ssipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1008V2C-F	Industrial(-40~85°C)	3.0~3.6V	551)/70ns	0.5µA <sup>2)</sup>	3mA	32-TSOP1-0813.4F	

1. The parameter is measured with 30pF test load.


2. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.

### **PIN DESCRIPTION**



Name	Function	Name	Function
$\overline{CS}_{1}, CS_{2}$	Chip Select Inputs	I/O1~I/O8	Data Inputs/Outputs
OE	Output Enable Input	Vcc	Power
WE	Write Enable Input	Vss	Ground
A0~A16	Address Inputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



#### **PRODUCT LIST**

Industrial Temperature Products(-40~85°C)					
Part Name Function					
K6F1008V2C-YF55 K6F1008V2C-YF70	32-sTSOP1-F, 55ns, 3.3V 32-sTSOP1-F, 70ns, 3.3V				

### **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS2	OE	WE	I/O	Mode	Power
Н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	Deselected	Standby
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X <sup>1)</sup>	L	Din	Write	Active

1. X means don't care (Must be high or low states)

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>)

ABSOLUTE MAXIMUM RATINGS <sup>1)</sup>		2 th	
ltem	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 4.0V	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted within recommended operating condition. Exposure to absolute maximum rating conditions for extended period may affect reliability.



## **CMOS SRAM**

### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.32)	V
Input low voltage	VIL	-0.3 <sup>3)</sup>	-	0.6	V

Note : 1. Ta=-40 to 85°C, otherwise specified

2. Overshoot: Vcc+2.0V in case of pulse width  $\leq$ 20ns.

3. Undershoot: -2.0V in case of pulse width ≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Cio	Vio=0V	J.	10	pF

### DC AND OPERATING CHARACTERISTICS

Input/Output capacitance		Cio	Vio=0V	£	10		pl	-	
1. Capacitance is sampled, not 100% tested DC AND OPERATING CHARACTERISTICS									
Item	Symbol		Test Conditio	ns	Min	Typ <sup>1</sup>	Max	Unit	
Input leakage current	LI	VIN=Vss to V	íc <b>c</b>		-1	-	1	μΑ	
Output leakage current	Ilo	CS1=VIH or (	CS2=VIL or OE=VIH or WE	=VIL, VIO=Vss to Vcc	-1	-	1	μΑ	
Average operating current	ICC1	Cycle time=1µ or Vın≥Vcc-0.2	<mark>s, 100%</mark> duty, lio=0mA, CS₁≤0 2V	).2V, CS₂≥Vcc-0.2V, Vin≤	0.2V _	-	3	mA	
	ICC2	Cycle time=Mi	n, 100% duty, lio=0mA, CS1=\	VIL, CS2=VIH, VIN=VIH or V	'IL -	-	35	mA	
Output low voltage	Vol	IOL=2.1mA			-	-	0.4	V	
Output high voltage	Vон	Іон=-1.0mA			2.4	-	-	V	
Standby Current(CMOS)	ISB1	CS1≥Vcc-0.2	2V, CS₂≥Vcc-0.2V or CS₂≤	0.2V, Other inputs=0~	-Vcc -	0.5	5 <sup>2)</sup>	μΑ	

1. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.


2. Super low power product=1µA with special handling.



# **CMOS SRAM**

### AC OPERATING CONDITIONS

 $\label{eq:test_total_state} \begin{array}{l} \textbf{TEST CONDITIONS} (\text{Test Load and Test Input/Output Reference}) \\ \text{Input pulse level: 0.4 to 2.2V} \\ \text{Input rising and falling time: 5ns} \\ \text{Input and output reference voltage: 1.5V} \\ \text{Output load (See right): } CL=100\text{pF+1TTL} \\ CL=30\text{pF+1TTL} \end{array}$ 



			Speed Bins				
	Parameter List		551	ns <sup>1)</sup>	7(	)ns	Units
			Min	Max	Min	Max	
	Read Cycle Time	tRC	55	-	70	-	ns
	Address Access Time	tAA	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	tOE	-	25	-	35	ns
Read	Chip Select to Low-Z Output	tLZ	10 🔩	A.P.	10	-	ns
	Output Enable to Low-Z Output	toLz	5		5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tOHZ	0	20	0	25	ns
	Output Hold from Address Change	toн	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
WIIIC	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twнz	0	20	0	20	ns
	Data to Write Time Overlap	tow	25	-	30	-	ns
	Data Hold from Write Time	tdн	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

1. The parameter is measured with 30pF test load.

### DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Мах	Unit
Vcc for data retention	Vdr	<u>CS</u> 1≥Vcc-0.2V <sup>1)</sup>	1.5	-	3.6	V
Data retention current	ldr	Vcc=1.5V,	-	-	1.0	μΑ
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	

1. CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or CS2≤0.2V(CS2 controlled)




#### TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)




#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.






TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)





32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)

# **CMOS SRAM**

### PACKAGE DIMENSIONS

Units: millimeters(inches)

