

Data Sheet December 5, 2008 FN6808.0

High Performance 12-Bit, 250/210/170/125MSPS ADC


The KAD5512HP is the high-performance member of the KAD5512 family of 12-bit analog-to-digital converters. Designed with Intersil's proprietary FemtoCharge™ technology on a standard CMOS process, the family supports sampling rates of up to 250MSPS. The KAD5512HP is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS.

A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset.

Digital output data is presented in selectable LVDS or CMOS formats. The KAD5512HP is available in 72- and 48-contact QFN packages with an exposed paddle. Operating from a 1.8V supply, performance is specified over the full industrial temperature range (-40°C to +85°C).

Key Specifications

- SNR = 67.2dBFS for $f_{IN} = 124$ MHz (-1dBFS)
- SFDR = 81dBc for f_{IN} = 124MHz (-1dBFS)
- Power Consumption
 - 407/324mW @ 250/125MSPS (SDR Mode)
 - 368/288mW @ 250/125MSPS (DDR Mode)



Features

- Pin-Compatible with the KAD5512P Family, Offering 2.5dB Higher SNR
- Programmable Gain, Offset and Skew control
- · 950MHz Analog Input Bandwidth
- · 60fs Clock Jitter
- Over-Range Indicator
- Selectable Clock Divider: ÷1, ÷2 or ÷4
- · Clock Phase Selection
- · Nap and Sleep Modes
- · Two's Complement, Gray Code or Binary Data Format
- DDR LVDS-Compatible or LVCMOS Outputs
- Programmable Built-in Test Patterns
- Single-Supply 1.8V Operation
- Pb-Free (RoHS Compliant)

Applications

- Power Amplifier Linearization
- Radar and Satellite Antenna Array Processing
- Broadband Communications
- High-Performance Data Acquisition
- · Communications Test Equipment
- · WiMAX and Microwave Receivers

Pin-Compatible Family

MODEL	RESOLUTION	SPEED (MSPS)
KAD5514P-25	14	250
KAD5514P-21	14	210
KAD5514P-17	14	170
KAD5514P-12	14	125
KAD5512P-50	12	500
KAD5512P-25, KAD5512HP-25	12	250
KAD5512P-21, KAD5512HP-21	12	210
KAD5512P-17, KAD5512HP-17	12	170
KAD5512P-12, KAD5512HP-12	12	125
KAD5510P-50	10	500

Ordering Information

PART NUMBER	SPEED (MSPS)	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
KAD5512HP-25Q72 (Note 2)	250	-40 to +85	72 Ld QFN	L72.10X10D
KAD5512HP-21Q72 (Note 2)	210	-40 to +85	72 Ld QFN	L72.10X10D
KAD5512HP-17Q72 (Note 2)	170	-40 to +85	72 Ld QFN	L72.10X10D
KAD5512HP-12Q72 (Note 2)	125	-40 to +85	72 Ld QFN	L72.10X10D
KAD5512HP-25Q48 (Note 1)	250	-40 to +85	48 Ld QFN	L48.7X7E
KAD5512HP-21Q48 (Note 1)	210	-40 to +85	48 Ld QFN	L48.7X7E
KAD5512HP-17Q48 (Note 1)	170	-40 to +85	48 Ld QFN	L48.7X7E
KAD5512HP-12Q48 (Note 1)	125	-40 to +85	48 Ld QFN	L48.7X7E

NOTES:

- 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



Table of Contents

Absolute Maximum Ratings	4
Thermal Information	4
Electrical Specifications	4
Digital Specifications	6
Timing Diagrams	6
Switching Specifications	7
Thermal Impedance	7
ESD	7
Pinout/Package Information	8
Pin Descriptions - 72QFN	8 9 10 11
Typical Performance Curves	12
Theory of Operation Functional Description Power-On Calibration User-Initiated Reset Analog Input Clock Input Jitter Voltage Reference Digital Outputs Over-Range Indicator Power Dissipation Nap/Sleep	15 15 16 16 16 17 18 18 18 18
Data Format	19

Serial Peripheral Interface	18
SPI Physical Interface	21
SPI Configuration	21
Device Information	21
Indexed Device Configuration/Control	22
Global Device Configuration/Control	23
Device Test	24
SPI Memory Map	25
Equivalent Circuite	26
Equivalent Circuits	20
Layout Considerations	27
Split Ground and Power Planes	27
Clock Input Considerations	27
Exposed Paddle	27
Bypass and Filtering	27
LVDS Outputs	27
LVCMOS Outputs	27
Unused Inputs	27
Definitions	27
Revision History	28
Package Outline Drawings	29
L48.7x7E	29
1.70 40 400	-

Absolute Maximum Ratings

Thermal Information

AVDD to AVSS0.4V to 2.1	V
OVDD to OVSS0.4V to 2.1	V
AVSS to OVSS	V
Analog Inputs to AVSS0.4V to AVDD + 0.3	V
Clock Inputs to AVSS	V
Logic Input to AVSS0.4V to OVDD + 0.3	V
Logic Inputs to OVSS0.4V to OVDD + 0.3	V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, TA = -40°C to +85°C (typical specifications at +25°C), AIN = -1dBFS, fSAMPLE = Maximum Conversion Rate (per speed grade).

			KAI	D5512H	P-25	KAI	D5512H	P-21	KAI	D5512H	P-17	KAI	D5512H	P-12	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS									
DC SPECIFICATIONS	S (Note 3)					l.			l.			l			ı
Analog Input															
Full-Scale Analog Input Range	V _{FS}	Differential	1.40	1.47	1.54	1.40	1.47	1.54	1.40	1.47	1.54	1.40	1.47	1.54	V _{P-P}
Input Resistance	R _{IN}	Differential		500			500			500			500		Ω
Input Capacitance	C _{IN}	Differential		2.6		- '	2.6	-	C	2.6			2.6		pF
Full Scale Range Temp. Drift	A _{VTC}	Full Temp		90	1		90	14		90			90		ppm/°C
Input Offset Voltage	Vos		-10	±2	10	-10	±2	10	-10	±2	10	-10	±2	10	mV
Gain Error	E _G			±2		i .	±2			±2			±2		%
Common-Mode Output Voltage	V _{CM}		1	0.535			0.535			0.535			0.535		V
Power Requirements	5					ı			ı			ı			
1.8V Analog Supply Voltage	AVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
1.8V Digital Supply Voltage	OVDD		1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
1.8V Analog Supply Current	I _{AVDD}			158	167		146	155		133	142		118	126	mA
1.8V Digital Supply Current (SDR) (Note 3)	lovdd	3mA LVDS		68	76		66	74		64	72		62	70	mA
1.8V Digital Supply Current (DDR) (Note 3)	l _{OVDD}	3mA LVDS		46			44			43			42		mA
Power Supply Rejection Ratio	PSRR	30MHz, 200mV _{P-P} signal on AVDD		-36			-36			-36			-36		dB
Power Dissipation	1														
Normal Mode (SDR)	P_{D}	3mA LVDS		407	438		382	413		355	386		324	353	mW
Normal Mode (DDR)	P _D	3mA LVDS		368	301		342	279		317	256		288	227	mW
Nap Mode	P _D			134	146		129	140		124	136		114	128	mW
Sleep Mode	P _D			14	16		13	15		12	14		12	13	mW
AC SPECIFICATIONS	6 (Note 4)									•		•			•
Differential Nonlinearity	DNL		-1	±0.6		-1	±0.6		-1	±0.6		-1	±0.6		LSB
Integral Nonlinearity	INL			±1.3			±1.3			±1.4			±2.0		LSB

intersil

Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V, $T_A = -40$ °C to +85°C (typical specifications at +25°C), $A_{IN} = -1$ dBFS, $f_{SAMPLE} = Maximum$ Conversion Rate (per speed grade). **(Continued)**

			KAI	D5512H	P-25	KAD5512HP-21		KAD5512HP-17			KAD5512HP-12				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Minimum Conversion Rate (Note 5)	f _S MIN				40			40			40			40	MSPS
Maximum Conversion Rate	f _S MAX		250			210			170			125			MSPS
Signal-to-Noise Ratio	SNR	f _{IN} = 10MHz		67.5			68.0			68.4			66.7		dBFS
		f _{IN} = 70MHz		67.4			67.8			68.3			68.6		dBFS
		$f_{\text{IN}} = 105 \text{MHz}$	65.0	67.2		65.5	67.6		66.2	68.0		66.7	68.2		dBFS
		f _{IN} = 230MHz		66.9			67.6			68.0			68.0		dBFS
		f _{IN} = 400MHz		65.9									65.3		dBFS
		f _{IN} = 995MHz		62.2									61.2		dBFS
Signal-to-Noise and	SINAD	f _{IN} = 10MHz		67.2			67.7			68			68.3		dBFS
Distortion		f _{IN} = 70MHz		67.1			67.5		-	68			68.3		dBFS
		f _{IN} = 105MHz	64.5	66.6		65	67		65.7	67.4		66.2	67.6		dBFS
		f _{IN} = 230MHz		66.4			67.9	**		68.3			68.3		dBFS
		f _{IN} = 400MHz		64.4			久节	-	C				64.3		dBFS
		f _{IN} = 995MHz		55.0	4		-	4	-				57.0		dBFS
Effective Number of	ENOB	f _{IN} = 10MHz		10.9			11	-		11			11.1		Bits
Bits (Note 4)		f _{IN} = 70MHz		10.9		-	10.9			11			11.1		Bits
		f _{IN} = 105MHz	10.4	10.8		10.5	10.8		10.6	10.9		10.7	10.9		Bits
		f _{IN} = 230MHz		10.7			11			11.1			11.1		Bits
		f _{IN} = 400MHz		10.4									10.4		Bits
		f _{IN} = 995MHz		8.8									9.2		Bits
Spurious-Free	SFDR	f _{IN} = 10MHz		85			84			85			84		dBc
Dynamic Range		f _{IN} = 70MHz		84			83			82			82		dBc
		f _{IN} = 105MHz	70	83		70	80		70	78		70	77		dBc
		f _{IN} = 230MHz		77			77			76			76		dBc
		f _{IN} = 400MHz		71									78		dBc
		f _{IN} = 995MHz		57									60		dBc
Intermodulation	IMD	f _{IN} = 70MHz		-91.5									-96.5		dBFS
Distortion		f _{IN} = 170MHz		-86.5									-93		dBFS
Channel to Channel		f _{IN} = 10MHz		90			90			90			90		dB
Isolation		f _{IN} = 124MHz		90			90			90			90		dB
Word Error Rate	WER			10 ⁻¹²			10 ⁻¹²			10 ⁻¹²			10 ⁻¹²		
Full Power Bandwidth	FPBW			950			950			950			950		MHz

NOTES:

- 3. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. IOVDD specifications apply for 10pF load on each digital output.
- 4. AC Specifications apply after internal calibration of the ADC is invoked at the given sample rate and temperature. Refer to "Power-On Calibration" on page 15 and "User-Initiated Reset" on page 16 for more details.
- 5. The DLL Range setting must be changed for low speed operation. See "Serial Peripheral Interface" on page 19 for more detail.

Digital Specifications

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUTS						
Input Current High (RESETN)	I _{IН}	V _{IN} = 1.8V	0	1	10	μA
Input Current Low (RESETN)	I _{IL}	V _{IN} = 0V	-25	-12	-5	μA
Input Current High (OUTMODE, NAP/SLP, CLKDIV, OUTFMT)	lіН		15	25	40	μА
Input Current Low (OUTMODE, NAP/SLP, CLKDIV, OUTFMT)	կլ		-40	25	-15	μА
Input Capacitance	C _{DI}			3		pF
LVDS OUTPUTS		1		1		
Differential Output Voltage	V_{T}	3mA Mode		620		mV _{P-P}
Output Offset Voltage	Vos	3mA Mode	950	965	980	mV
Output Rise Time	t _R			500		ps
Output Fall Time	t _F			500		ps
CMOS OUTPUTS						
Voltage Output High	V _{OH}	I _{OH} = -500μA	OVDD - 0.3	OVDD - 0.1		V
Voltage Output Low	V _{OL}	I _{OL} = 1mA		0.1	0.3	V
Output Rise Time	t _R		- 40	1.8		ns
Output Fall Time	t _F		在海	1.4		ns

Timing Diagrams




FIGURE 1. LVDS TIMING DIAGRAMS




FIGURE 2. CMOS TIMING DIAGRAM

Switching Specifications

PARAMETER	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS
ADC OUTPUT			<u>'</u>		'	
Aperture Delay		t _A		375		ps
RMS Aperture Jitter		jΑ		60		fs
Output Clock to Data Propagation Delay,	DDR Rising Edge	t _{DC}	-260	-50	120	ps
LVDS Mode	DDR Falling Edge	t _{DC}	-160	10	230	ps
	SDR Falling Edge	t _{DC}	-260	-40	230	ps
Output Clock to Data Propagation Delay,	DDR Rising Edge	t _{DC}	-220	-10	200	ps
CMOS Mode	DDR Falling Edge	t _{DC}	-310	-90	110	ps
	SDR Falling Edge	t _{DC}	-310	-50	200	ps
Latency (Pipeline Delay)		L		8.5		cycles
Overvoltage Recovery		tovr		1		cycles
SPI INTERFACE (Notes 6, 7)						
SCLK Period	Write Operation	t _{CLK}	64			ns
	Read Operation	t _{CLK}	2 64			ns
SCLK Duty Cycle (t _{HI} /t _{CLK} or t _{LO} /t _{CLK})	Read or Write	九年	25	50	75	%
SCLK↑ to CSB↓ Setup Time	Read or Write	t _S	-4			ns
SCLK↑ to CSB↑ Hold Time	Read or Write	th	-12			ns
SCLK↑ to Data Setup Time	Read or Write	t _{DS}	-4			ns
SCLK↑ to Data Hold Time	Read or Write	t _{DH}	-12			ns

NOTES:

- 6. SPI Interface timing is directly proportional to the ADC sample period (t_S). Values above reflect multiples of a 4ns sample period, and must be scaled proportionally for lower sample rates.
- 7. The SPI may operate asynchronously with respect to the ADC sample clock.

Thermal Impedance

PARAMETER	SYMBOL	48 LD QFN TYP	72 LD QFN TYP	UNIT
Junction to Ambient (Note 8)	θJ_A	35	27	°C/W

NOTE:

8. Paddle soldered to ground plane.



Electrostatic charge accumulates on humans, tools and equipment and may discharge through any metallic package contacts (pins, balls, exposed paddle, etc.) of an integrated circuit. Industry-standard protection techniques have been utilized in the design of this product. However, reasonable care must be taken in the storage and handling of ESD sensitive products. Contact Intersil for the specific ESD sensitivity rating of this product.

Pinout/Package Information

Pin Descriptions - 72QFN

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION
1, 6, 12, 19, 24, 71	AVDD	1.8V Analog Supply
2-5, 13, 14, 17, 18, 28-31	DNC	Do Not Connect
7, 8, 11, 72	AVSS	Analog Ground
9, 10	VINN, VINP	Analog Input Negative, Positive
15	VCM	Common Mode Output
16	CLKDIV	Clock Divider Control
20, 21	CLKP, CLKN	Clock Input True, Complement
22	OUTMODE	Output Mode (LVDS, LVCMOS)
23	NAPSLP	Power Control (Nap, Sleep modes)
25	RESETN	Power On Reset (Active Low)
26, 45, 55, 65	OVSS	Output Ground
27, 36, 56	OVDD	1.8V Output Supply
32, 33	D0N, D0P [NC, D0]	LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0]
34, 35	D1N, D1P [NC, D1]	LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1]
37, 38	D2N, D2P [NC, D2]	LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2]
39, 40	D3N, D3P [NC, D3]	LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3]
41, 42	D4N, D4P [NC, D4]	LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4]
43, 44	D5N, D5P [NC, D5]	LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5]
46	RLVDS	LVDS Bias Resistor (connect to OVSS with a 10kΩ, 1% resistor)
47, 48	CLKOUTN, CLKOUTP [NC, CLKOUT]	LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT]
49, 50	D6N, D6P [NC, D6]	LVDS Bit 6 Output Complement, True [NC, LVCMOS Bit 6]
51, 52	D7N, D7P [NC, D7]	LVDS Bit 7 Output Complement, True [NC, LVCMOS Bit 7]
53, 54	D8N, D8P [NC, D8]	LVDS Bit 8 Output Complement, True [NC, LVCMOS Bit 8]
57, 58	D9N, D9P [NC, D9]	LVDS Bit 9 Output Complement, True [NC, LVCMOS Bit 9]
59, 60	D10N, D10P [NC, D10]	LVDS Bit 10 Output Complement, True [NC, LVCMOS Bit 10]
61, 62	D11N, D11P [NC, D11]	LVDS Bit 11(MSB) Output Complement, True [NC, LVCMOS Bit 11]
63, 64	ORN, ORP [NC, OR]	LVDS Over Range Complement, True [NC, LVCMOS Over Range]
66	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)
67	CSB	SPI Chip Select (active low)
68	SCLK	SPI Clock
69	SDIO	SPI Serial Data Input/Output
70	OUTFMT	Output Data Format (Two's Comp., Gray Code, Offset Binary)
Exposed Paddle	AVSS	Analog Ground

NOTE: LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)

Pinout

KAD5512HP (72 LD QFN) TOP VIEW




FIGURE 3. 72QFN PIN CONFIGURATION

Pin Descriptions - 48QFN

PIN NUMBER	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION			
1, 9, 13, 17, 47	AVDD	1.8V Analog Supply			
2-4, 11, 21, 22	DNC	Do Not Connect			
5, 8, 12, 48	AVSS	Analog Ground			
6, 7	VINN, VINP	Analog Input Negative, Positive			
10	VCM	Common Mode Output			
14, 15	CLKP, CLKN	Clock Input True, Complement			
16	NAPSLP	Power Control (Nap, Sleep modes)			
18	RESETN	Power On Reset (Active Low)			
19, 29, 42	ovss	Output Ground			
20, 37	OVDD	1.8V Output Supply			
23, 24	D0N, D0P [NC, D0]	LVDS Bit 0 (LSB) Output Complement, True [NC, LVCMOS Bit 0]			
25, 26	D1N, D1P [NC, D1]	LVDS Bit 1 Output Complement, True [NC, LVCMOS Bit 1]			
27, 28	D2N, D2P [NC, D2]	LVDS Bit 2 Output Complement, True [NC, LVCMOS Bit 2]			
30	RLVDS	LVDS Bias Resistor (connect to OVSS with a 10kΩ, 1% resistor)			
31, 32	CLKOUTN, CLKOUTP [NC, CLKOUT]	LVDS Clock Output Complement, True [NC, LVCMOS CLKOUT]			
33, 34	D3N, D3P [NC, D3]	LVDS Bit 3 Output Complement, True [NC, LVCMOS Bit 3]			
35, 36	D4N, D4P [NC, D4]	LVDS Bit 4 Output Complement, True [NC, LVCMOS Bit 4]			
38, 39	D5N, D5P [NC, D5]	LVDS Bit 5 Output Complement, True [NC, LVCMOS Bit 5]			
40, 41	ORN, ORP [NC, OR]	LVDS Over Range Complement, True [NC, LVCMOS Over Range]			
43	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)			
44	CSB	SPI Chip Select (active low)			
45	SCLK	SPI Clock			
46	SDIO	SPI Serial Data Input/Output			
Exposed Paddle	AVSS	Analog Ground			

NOTE: LVCMOS Output Mode Functionality is shown in brackets (NC = No Connection)

Pinout







FIGURE 4. 48QFN PIN CONFIGURATION

Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, T_A = +25°C, A_{IN} = -1dBFS, f_{IN} = 105MHz, f_{SAMPLE} = Maximum Conversion Rate (per speed grade).

200

0



-55 HD2 & HD3 MAGNITUDE (dBc) -60 HD3 @ 250MSPS -65 HD3 @ 125MSPS -70 -75 -80 HD2 @ 250MSPS -85

FIGURE 5. SNR AND SFDR vs f_{IN}

FIGURE 6. HD2 AND HD3 vs f_{IN}

INPUT FREQUENCY (MHz)


400

600

HD2 @ 125MSPS

800

1000







FIGURE 7. SNR AND SFDR vs AIN

FIGURE 8. HD2 AND HD3 vs AIN







FIGURE 9. SNR AND SFDR vs $f_{\mbox{SAMPLE}}$

FIGURE 10. HD2 AND HD3 vs f_{SAMPLE}

Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, $T_A = +25$ °C, $A_{IN} = -1$ dBFS, $f_{IN} = 105$ MHz, $f_{SAMPLE} = Maximum$ Conversion Rate (per speed grade). (Continued)







FIGURE 11. POWER vs f_{SAMPLE} IN 3mA LVDS MODE

FIGURE 12. DIFFERENTIAL NONLINEARITY







FIGURE 13. INTEGRAL NONLINEARITY

FIGURE 14. SNR AND SFDR vs VCM






FIGURE 15. NOISE HISTOGRAM

FIGURE 16. SINGLE-TONE SPECTRUM @ 10MHz

Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, T_A = +25°C, A_{IN} = -1dBFS, f_{IN} = 105MHz, f_{SAMPLE} = Maximum Conversion Rate (per speed grade). (Continued)




FIGURE 17. SINGLE-TONE SPECTRUM @ 137MHz




FIGURE 18. SINGLE-TONE SPECTRUM @ 190MHz




FIGURE 19. SINGLE-TONE SPECTRUM @ 495MHz




FIGURE 20. SINGLE-TONE SPECTRUM @ 995MHz




FIGURE 21. TWO-TONE SPECTRUM @ 70MHz




FIGURE 22. TWO-TONE SPECTRUM @ 170MHz

Theory of Operation

Functional Description

The KAD5512HP is based upon a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 23). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires six samples to produce a result. Digital error correction is also applied, resulting in a total latency of seven and one half clock cycles. This is evident to the user as a time lag between the start of a conversion and the data being available on the digital outputs.

The KAD5512HP family offers 2.5dB improvement in SNR over the KAD5512P by simultaneously sampling the input signal with two ADC cores in parallel and summing the digital result. Since the input signal is correlated between the two cores and noise is not, an increase in SNR is achieved. As a result of this architecture, indexed SPI operations must be executed on each core in series. Refer to "Indexed Device Configuration/Control" on page 22 for more details.

Power-On Calibration

The ADC performs a self-calibration at start-up. An internal power-on-reset (POR) circuit detects the supply voltage

ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- RESETN (pin 25) must begin low
- · SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the previous conditions cannot be met at power-up.

The SDO pin requires an external $4.7k\Omega$ pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.

After the power supply has stabilized the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. If a subsequent user-initiated reset is required, the RESETN pin should be connected to an open-drain driver with a drive strength of less than 0.5mA.




FIGURE 23. ADC CORE BLOCK DIAGRAM

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 24. The over-range output (OR) is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it is important that the analog input be within the converter's full-scale range to observe the transition. If the input is in an over-range condition the OR pin will stay high, and it will not be possible to detect the end of the calibration cycle.

While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 250MSPS the nominal calibration time is 200ms, while the maximum calibration time is 550ms.




FIGURE 24. CALIBRATION TIMING

User-Initiated Reset

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a drive strength of less than 0.5mA is recommended. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

The performance of the KAD5512HP changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements. Best performance will be achieved by recalibrating the ADC under the environmental conditions at which it will operate.

A supply voltage variation of less than 100mV will generally result in an SNR change of less than 0.5dBFS and SFDR change of less than 3dBc.

In situations where the sample rate is not constant, best results will be obtained if the device is calibrated at the highest sample rate. Reducing the sample rate by less than 80MSPS will typically result in an SNR change of less than 0.5dBFS and an SFDR change of less than 3dBc.

Figures 25 and 26 show the effect of temperature on SNR and SFDR performance without recalibration. In each plot the ADC is calibrated at +25°C and temperature is varied

16

over the operating range without recalibrating. The average change in SNR/SFDR is shown, relative to the +25°C value.




FIGURE 25. SNR PERFORMANCE VS TEMPERATURE AFTER +25°C CALIBRATION




FIGURE 26. SFDR PERFORMANCE vs TEMPERATURE AFTER +25°C CALIBRATION

Analog Input

A single fully differential input (VINP/VINN) connects to the sample and hold amplifier (SHA) of each unit ADC. The ideal full-scale input voltage is 1.45V, centered at the VCM voltage of 0.535V as shown in Figure 27.




FIGURE 27. ANALOG INPUT RANGE

Best performance is obtained when the analog inputs are driven differentially. The common-mode output voltage, VCM, should be used to properly bias the inputs as shown in Figures 28 through 30. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in Figures 28 and 29.




FIGURE 28. TRANSFORMER INPUT FOR GENERAL PURPOSE APPLICATIONS




FIGURE 29. TRANSMISSION-LINE TRANSFORMER INPUT FOR HIGH IF APPLICATIONS

This dual transformer scheme is used to improve common-mode rejection, which keeps the common-mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5512HP is 500Ω .

The SHA design uses a switched capacitor input stage (see Figure 43), which creates current spikes when the sampling capacitance is reconnected to the input voltage. This causes a disturbance at the input which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.




FIGURE 30. DIFFERENTIAL AMPLIFIER INPUT

A differential amplifier, as shown in Figure 30, can be used in applications that require DC-coupling. In this configuration the amplifier will typically dominate the achievable SNR and distortion performance.

Clock Input

The clock input circuit is a differential pair (see Figure 44). Driving these inputs with a high level (up to 1.8V_{P-P} on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.

The recommended drive circuit is shown in Figure 31. A duty range of 40% to 60% is acceptable. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate AC-coupling.




FIGURE 31. RECOMMENDED CLOCK DRIVE

A selectable 2x frequency divider is provided in series with the clock input. The divider can be used in the 2x mode with a sample clock equal to twice the desired sample rate. This allows the use of the Phase Slip feature, which enables synchronization of multiple ADCs.

TABLE 1. CLKDIV PIN SETTINGS

CLKDIV PIN	DIVIDE RATIO
AVSS	2
Float	1
AVDD	4

The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in "Serial Peripheral Interface" on page 19.

A delay-locked loop (DLL) generates internal clock signals for various stages within the charge pipeline. If the frequency of the input clock changes, the DLL may take up to $52\mu s$ to regain lock at 250MSPS. The lock time is inversely proportional to the sample rate.

The DLL has two ranges of operation, slow and fast. The slow range can be used for sample rates between 40MSPS and 100MSPS, while the default fast range can be used from 80MSPS to the maximum specified sample rate.

Jitter

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter (t_J) and SNR is shown in Equation 1 and is illustrated in Figure 32.

SNR =
$$20 \log_{10} \left(\frac{1}{2\pi f_{1N} t_{...}} \right)$$
 (EQ. 1)




FIGURE 32. SNR vs CLOCK JITTER

This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in Figure 1 on page 6. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

Voltage Reference

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The voltage reference is internally bypassed and is not accessible to the user.

Digital Outputs

Output data is available as a parallel bus in LVDS-compatible or CMOS modes. Additionally, the data can be presented in either double data rate (DDR) or single data rate (SDR) formats. The even numbered output bits are active in DDR mode. When CLKOUT is low the MSB and all odd bits are output, while on the high phase the LSB and all even bits are presented. Figures 1 and 2 show the timing relationships for LVDS/CMOS and DDR/SDR modes.

The 48 Ld QFN package option contains six LVDS data outputs, and therefore can only support DDR mode.

Additionally, the drive current for LVDS mode can be set to a nominal 3mA or a power-saving 2mA. The lower current setting can be used in designs where the receiver is in close

physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.

The output mode and LVDS drive current are selected via the OUTMODE pin as shown in Table 2.

TABLE 2. OUTMODE PIN SETTINGS

OUTMODE PIN	MODE
AVSS	LVCMOS
Float	LVDS, 3mA
AVDD	LVDS, 2mA

The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in "Serial Peripheral Interface" on page 19.

An external resistor creates the bias for the LVDS drivers. A $10k\Omega$, 1% resistor must be connected from the RLVDS pin to OVSS.

Over-Range Indicator

The over-range (OR) bit is asserted when the output code reaches positive full-scale (e.g. 0xFFF in offset binary mode). The output code does not wrap around during an over-range condition. The OR bit is updated at the sample rate.

Power Dissipation

The power dissipated by the KAD5512HP is primarily dependent on the sample rate and the output modes: LVDS vs CMOS and DDR vs SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation changes to a lesser degree in LVDS mode, but is more strongly related to the clock frequency in CMOS mode.

Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: Nap, and Sleep. Nap mode reduces power dissipation to less than 134mW and recovers to normal operation in approximately 1µs. Sleep mode reduces power dissipation to less than 14mW but requires 1ms to recover.

All digital outputs (Data, CLKOUT and OR) are placed in a high impedance state during Nap or Sleep. The input clock should remain running and at a fixed frequency during Nap or Sleep. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to 52µs to regain lock at 250MSPS.

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in Table 3.

TABLE 3. NAPSLP PIN SETTINGS

NAPSLP PIN	MODE
AVSS	Normal
Float	Sleep
AVDD	Nap

The power-down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in "Serial Peripheral Interface" on page 19. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

Data Format

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in Table 4.

TABLE 4. OUTFMT PIN SETTINGS

OUTFMT PIN	MODE
AVSS	Offset Binary
Float	Two's Complement
AVDD	Gray Code

The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in "Serial Peripheral Interface" on page 19.

Offset binary coding maps the most negative input voltage to code 0x000 (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.

When calculating Gray code, the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 33 shows this operation.




FIGURE 33. BINARY TO GRAY CODE CONVERSION

Converting back to offset binary from Gray code must be done recursively, using the result of each bit for the next lower bit as shown in Figure 34.




FIGURE 34. GRAY CODE TO BINARY CONVERSION

Mapping of the input voltage to the various data formats is shown in Table 5.


TABLE 5. INPUT VOLTAGE TO OUTPUT CODE MAPPING

INPUT VOLTAGE	OFFSET BINARY	TWO'S COMPLEMENT	GRAY CODE
-Full Scale	000 00 000 00 00	100 00 000 00 00	000 00 000 00 00
-Full Scale + 1LSB	000 00 000 00 01	100 00 000 00 01	000 00 000 00 01
Mid-Scale	100 00 000 00 00	000 00 000 00 00	110 00 000 00 00
+Full Scale - 1LSB	111 11 111 11 10	011 11 111 11 10	100 00 000 00 01
+Full Scale	111 11 111 11 11	011 11 111 111 1	100 00 000 00 00

Serial Peripheral Interface

A serial peripheral interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of chip select (CSB), serial clock (SCLK) serial data input (SDI) and serial data input/output (SDIO). The maximum SCLK rate is equal to the ADC sample rate (f_{SAMPLE}) divided by 16 for write operations and f_{SAMPLE} divided by 66 for reads. At f_{SAMPLE} = 250MHz, maximum SCLK is 15.63MHz for writing and 3.79MHz for write operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance or functional parameters. Many registers in the available address space (0x00 to 0xFF) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.



SPI Physical Interface

The serial clock pin (SCLK) provides synchronization for the data transfer. By default, all data is presented on the serial data input/output (SDIO) pin in three-wire mode. The state of the SDIO pin is set automatically in the communication protocol (described in the following). A dedicated serial data output pin (SDO) can be activated by setting 0x00[7] high to allow operation in four-wire mode.

The SPI port operates in a half duplex master/slave configuration, with the KAD5512HP functioning as a slave. Multiple slave devices can interface to a single master in four-wire mode only, since the SDIO output of an unaddressed device is asserted in three wire mode.

The chip-select bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a given time (again, only in four-wire mode). If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a high-to-low transition on CSB determines the beginning of the two-byte instruction/address command. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting 0x00[6] high. Figures 35 and 36 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it's decremented.

In the default mode the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see Table 6). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in Figure 37, and timing values are given in "Switching Specifications" on page 7.

After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.

TABLE 6. BYTE TRANSFER SELECTION

[W1:W0]	BYTES TRANSFERRED
00	1
01	2
10	3
11	4 or more

Figures 38 and 39 illustrate the timing relationships for 2-byte and N-byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

SPI Configuration

ADDRESS 0X00: CHIP_PORT_CONFIG

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various microcontrollers.

Bit 7 SDO Active

Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.

Bit 5 Soft Reset

Setting this bit high resets all SPI registers to default values.

Bit 4 Reserved

This bit should always be set high.

Bits 3:0 These bits should always mirror bits 4:7 to avoid ambiguity in bit ordering.

ADDRESS 0X02: BURST_END

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.

Bits 7:0 Burst End Address

This register value determines the ending address of the burst data.

Device Information

ADDRESS 0X08: CHIP ID

ADDRESS 0X09: CHIP_VERSION

The generic die identifier and a revision number, respectively, can be read from these two registers.

intersil FN6808.0

December 5, 2008

Indexed Device Configuration/Control

ADDRESS 0X10: DEVICE INDEX A

A common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Intersil ADC products. Certain configuration commands (identified as Indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.

This register defaults to 00h, indicating that no ADC is addressed. Error code 'AD' is returned if any indexed register is read from without properly setting device index A.

ADDRESS 0X20: OFFSET_COARSE

ADDRESS 0X21: OFFSET_FINE

The input offset of each ADC core can be adjusted in fine and coarse steps. Both adjustments are made via an 8-bit word as detailed in Table 7.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

TABLE 7. OFFSET ADJUSTMENTS

PARAMETER	0x20[7:0] COARSE OFFSET	0x21[7:0] FINE OFFSET
Steps	25 5	255
-Full Scale (0x00)	-133LSB (-47mV)	-5LSB (-1.75mV)
Mid-Scale (0x80)	0.0LSB (0.0mV)	0.0LSB
+Full Scale (0xFF)	+133LSB (+47mV)	+5LSB (+1.75mV)
Nominal Step Size	1.04LSB (0.37mV)	0.04LSB (0.014mV)

ADDRESS 0X22: GAIN_COARSE

ADDRESS 0X23: GAIN MEDIUM

ADDRESS 0X24: GAIN_FINE

Gain of each ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

TABLE 8. COARSE GAIN ADJUSTMENT

0x22[3:0]	NOMINAL COARSE GAIN ADJUST (%)
1100	4.2
1000	2.8
0100	1.4
0000	0.0
0001	-1.4
0010	-2.8
0011	-4.2

TABLE 9. MEDIUM AND FINE GAIN ADJUSTMENTS

PARAMETER	0x23[7:0] MEDIUM GAIN	0x24[7:0] FINE GAIN
Steps	256	256
-Full Scale (0x00)	-2%	-0.20%
Mid-Scale (0x80)	0.00%	0.00%
+Full Scale (0xFF)	+2%	+0.2%
Nominal Step Size	0.016%	0.0016%

ADDRESS 0X25: MODES

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation, nap or sleep modes (refer to "Nap/Sleep" on page 18). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a Soft Reset.

TABLE 10. POWER-DOWN CONTROL

VALUE	0x25[2:0] POWER-DOWN MODE
000	Pin Control
001	Normal Operation
010	Nap Mode
100	Sleep Mode

Global Device Configuration/Control

ADDRESS 0X70: SKEW DIFF

The value in the skew_diff register adjusts the timing skew between the two ADCs cores. The nominal range and resolution of this adjustment are given in Table 11. The default value of this register after power-up is 80h.

TABLE 11. DIFFERENTIAL SKEW ADJUSTMENT

PARAMETER	0x70[7:0] DIFFERENTIAL SKEW
Steps	256
-Full Scale (0x00)	-6.5ps
Mid-Scale (0x80)	0.0ps
+Full Scale (0xFF)	+6.5ps
Nominal Step Size	51fs

ADDRESS 0X71: PHASE_SLIP

When using the clock divider, it's not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle, as shown in Figures 40 and 41. This register is self-clearing.





FIGURE 40. PHASE SLIP: CLK+2 MODE, f_{CLOCK} = 500MHz



ADDRESS 0X72: CLOCK DIVIDE

The KAD5512HP has a selectable clock divider that can be set to divide by four, two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to "Clock Input Considerations" on page 27). This functionality can be overridden and controlled through the SPI, as shown in Table 12. This register is not changed by a Soft Reset.

TABLE 12. CLOCK DIVIDER SELECTION

VALUE	0x72[2:0] CLOCK DIVIDER
000	Pin Control
001	Divide by 1
010	Divide by 2
100	Divide by 4

ADDRESS 0X73: OUTPUT_MODE_A

The output_mode_A register controls the physical output format of the data, as well as the logical coding. The KAD5512HP can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (3mA) or low (2mA). By default, the tri-level OUTMODE pin selects the mode and drive level (refer to "Digital Outputs" on page 18). This functionality can be overridden and controlled through the SPI, as shown in Table 13.

Data can be coded in three possible formats: two's complement, Gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to "Data Format" on page 19). This functionality can be overridden and controlled through the SPI, as shown in Table 14.

This register is not changed by a Soft Reset.

TABLE 13. OUTPUT MODE CONTROL

VALUE	0x93[7:5] OUTPUT MODE
000	Pin Control
001	LVDS 2mA
010	LVDS 3mA
100	LVCMOS

TABLE 14. OUTPUT FORMAT CONTROL

VALUE	0x93[2:0] OUTPUT FORMAT
000	Pin Control
001	Two's Complement
010	Gray Code
100	Offset Binary

ADDRESS 0X74: OUTPUT_MODE_B

ADDRESS 0X75: CONFIG_STATUS

Bit 6 DLL Range

This bit sets the DLL operating range to fast (default) or slow

Bit 4 DDR Enable

Setting this bit enables Double Data-Rate mode.

Internal clock signals are generated by a delay-locked loop (DLL), which has a finite operating range. Table 15 shows the allowable sample rate ranges for the slow and fast settings.

TABLE 15. DLL RANGES

DLL RANGE	DLL RANGE MIN		UNIT
Slow	40	100	MSPS
Fast	80	f _S MAX	MSPS

The output_mode_B and config_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.




FIGURE 42. SETTING OUTPUT MODE B REGISTER

The procedure for setting output_mode_B is shown in Figure 42. Read the contents of output_mode_B and config_status and XOR them. Then XOR this result with the desired value for output_mode_B and write that XOR result to the register.

Device Test

The KAD5512HP can produce preset or user defined patterns on the digital outputs to facilitate in-situ testing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in Table 16) are set on the output bus on alternating clock phases. The test mode is enabled asynchronously to the sample clock, therefore several sample clock cycles may elapse before the data is present on the output bus.

ADDRESS 0XC0: TEST_IO

Bits 7:6 User Test Mode

These bits set the test mode to static (0x00) or alternate (0x01) mode. Other values are reserved.

The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers 0xC2 through 0xC5. Refer to Table 17.

TABLE 16. OUTPUT TEST MODES

VALUE	0xC0[3:0] OUTPUT TEST MODE	WORD 1	WORD 2
0000	Off		
0001	Midscale	0x8000	N/A
0010	Positive Full-Scale	0xFFFF	N/A
0011	Negative Full-Scale	0x0000	N/A
0100	Checkerboard	0xAAAA	0x5555
0101	Reserved	N/A	N/A
0110	Reserved	N/A	N/A
0111	One/Zero	0xFFFF	0x0000
1000	User Pattern	user_patt1	user_patt2

ADDRESS 0XC2: USER_PATT1_LSB

ADDRESS 0XC3: USER_PATT1_MSB

These registers define the lower and upper eight bits, respectively, of the first user-defined test word.

ADDRESS 0XC4: USER_PATT2_LSB

ADDRESS 0XC5: USER_PATT2_MSB

These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

SPI Memory Map

TABLE 17. SPI MEMORY MAP

	Addr (Hex)	Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Def. Value (Hex)	Indexed/ Global
fig	00	port_config	SDO Active	LSB First	Soft Reset			Mirror (bit5)	Mirror (bit6)	Mirror (bit7)	00h	G
SPI Config	01	reserved				Res	erved					
0	02	burst_end				Burst end	address [7:0]				00h	G
SP	03-07	reserved				Res	erved					
Info	80	chip_id				Chi	p ID #				Read only	G
	09	chip_version				Chip \	/ersion #				Read only	G
	10	device_index_A		Reserved ADC01 ADC00								- 1
0	11-1F	reserved				Res	erved					
ont	20	offset_coarse	Coarse Offset								cal. value	I
9	21	offset_fine	Fine Offset								cal. value	- 1
ıfig	22	gain_coarse		Re	served		ļ	Coar	se Gain		cal. value	<u> </u>
Ö	23	gain_medium					um Gain				cal.value	!
О	24 25	gain_fine				Fine	e Gain	Inaa Daa	Mada [2.0]		cal.value	
Indexed Device Config/Control	25	modes						Power Down 000=Pin Cor			00h NOT	I
De								000=Pili Col			affected by	
ō								010=Normal	Operation		Soft Reset	
₩ W								100=Nap			Joh Reset	
þ								other codes	=reserved			
=	26-5F	reserved				Pos	erved	otria codes	-reserved			
	60-6F	reserved					erved		_			
								_ 4	1000			
	70	reserved					erved	- JE /	<u> </u>	Naut Clast	004	-
	71	phase_slip				Reserved	-	44		Next Clock Edge	00h	G
	72	clock_divide					- 3	Clock Divide	2.01	Euge	00h	G
	12	Clock_divide					4 T	000=Pin Cor			NOT	G
_							6 13	001=divide b			affected by	
it o							3L	010=divide k			Soft Reset	
Ö								100=divide b				
9/6								other codes	-			
Global Device Config/Control	73	output_mode_A	Output Mode	e [2:0]	7		-	Output Form			00h	G
S		· ·	000=Pin Con	trol				000=Pin Cor	trol		NOT	
O.			001=LVDS 2m	nA				001=Twos Co	omplement		affected by	
i j			010=LVDS 3m					010=Gray C			Soft Reset	
Ď			100=LVCMO			T		100=Offset E				
ba			other codes					other codes	=reserved			
90	74	output_mode_B		DLL Range		DDR Enable					00h	G
				0=fast							NOT	
				1=slow							affected by	
											Soft Reset	
	7.5			VOD D		VOD D It					De est Oute	0
	75 76-BF	config_status reserved		XOR Resul	l	XORResult	erved			Read Only	G	
	_		llaan Taat Maa	d = [2:0]	In DNI	1	ervea	Outrout To			001	
	C0	test_io	User Test Mo	de [2:0]	Reset PN	Reset PN		Output le	st Mode [3:0]		00h	G
			00=Single 01=Alternate	`	Long Gen	Short Gen	-	0=Off 7=One/Zero Word Togg		Word Toggle		
			10=Single Or				1=Midscale Short 8=User Input 2=+FS Short 9-15=reserved					
			11=Alternate						ed			
tz.			I - Alamate	Once			3=- FS Short					
Test							4=Checker I	Board				
Ce							5=reserved 6=reserved					
DeviceT												
	C1	Reserved					erved				00h	G
l	C2	user patt 1 lsb	B7	B6	B5	B4	B3	B2	B1	B0	00h	G
	C3	user_patt1_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h	G
	C4	user_patt2_lsb	B7	B6	B5	B4	B3	B2	B1	B0	00h	G
1	C5	user_patt2_msb	B15	B14	B13	B12	B11	B10	B9	B8	00h	G
	C6-FF	reserved	L			Res	erved					

Equivalent Circuits





FIGURE 43. ANALOG INPUTS






FIGURE 45. TRI-LEVEL DIGITAL INPUTS




FIGURE 46. DIGITAL INPUTS




FIGURE 47. LVDS OUTPUTS




FIGURE 48. CMOS OUTPUTS

Equivalent Circuits (Continued)




FIGURE 49. VCM_OUT OUTPUT

Layout Considerations

Split Ground and Power Planes

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

Clock Input Considerations

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

Exposed Paddle

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

Bypass and Filtering

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

LVDS Outputs

Output traces and connections must be designed for 50Ω $(100\Omega \text{ differential})$ characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power-plane breaks with signal traces.

LVCMOS Outputs

Output traces and connections must be designed for 50Ω characteristic impedance.

Unused Inputs

Standard logic inputs (RESETN, CSB, SCLK, SDIO, SDO) which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT, CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

Definitions

Analog Input Bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

Aperture Jitter is the RMS variation in aperture delay for a set of samples.

Clock Duty Cycle is the ratio of the time the clock wave is at logic high to the total time of one clock period.

Differential Non-Linearity (DNL) is the deviation of any code width from an ideal 1 LSB step.

Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02

Gain Error is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage less 2 LSB. It is typically expressed in percent.

Integral Non-Linearity (INL) is the maximum deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

Least Significant Bit (LSB) is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is $V_{ES}/(2^{N}-1)$ where N is the resolution in bits.

Missing Codes are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.

FN6808.0

intersil December 5, 2008 **Most Significant Bit (MSB)** is the bit that has the largest value or weight.

Pipeline Delay is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.

Power Supply Rejection Ratio (PSRR) is the ratio of the observed magnitude of a spur in the ADC FFT, caused by an AC signal superimposed on the power supply voltage.

Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

SNR and SINAD are either given in units of dB when the power of the fundamental is used as the reference, or dBFS (dB to full scale) when the converter's full-scale input power is used as the reference.

Spurious-Free-Dynamic Range (SFDR) is the ratio of the RMS signal amplitude to the RMS value of the largest spurious spectral component. The largest spurious spectral component may or may not be a harmonic.



Revision History

DATE	REVISION	CHANGE		
7/30/08	Rev 1	Initial Release of Production Datasheet		
10/29/08	FN6808.0	Converted to intersil template. Assigned file number FN6808. Rev 0 - first release (as preliminary datasheet) with new file number.		
12/5/08	FN6808.0	Applied Intersil Standards		


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Package Outline Drawing

L48.7x7E 48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 11/08










TYPICAL RECOMMENDED LAND PATTERN



NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.


SEE DETAIL "X"


0.10 C O.08 C SEATING PLANE


Package Outline Drawing

L72.10x10D

72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 11/08







0 . 2 REF 5
0 . 00 MIN.
0 . 05 MAX.

DETAIL "X"

SIDE VIEW

TYPICAL RECOMMENDED LAND PATTERN

NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

SEE DETAIL "X"

SEATING PLANE

0.10 C C