

ED0 PAGE MODE

ORDERING INFORMATION - PACKAGE

40-pin 400mil SOJ

44 / 40-pin 400mil TSOP (Type II)


PRODUCT NO.	PACKING TYPE	COMMENTS
M11L416256SA-35 TG	SOJ/TSOPII	Pb-free
M11L416256SA-35 JP		

The M11L416256 series is a randomly accessed solid state memory, organized as 262,144 x 16 bits device. It offers Extended Data-Output , 3.3V($\pm 10\%$) single power supply. Access time (-35°) , self-refresh and package type (SOJ, TSOP II) are optional features of this family. All these family have $\overline{\text{CAS}}$ - before - $\overline{\text{RAS}}$, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities.


Two access modes are supported by this device: Byte access and Word access. Use only one of the two $\overline{\text{CAS}}$ and leave the other staying high will result in a BYTE access. WORD access happens when two $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$, $\overline{\text{CASH}}$) are used. $\overline{\text{CASL}}$ transiting low during READ or WRITE cycle will output or input data into the lower byte (IO0~IO7), and $\overline{\text{CASH}}$ transiting low will output or input data into the upper byte (IO8~15).

SOJ Top View

TSOP (Typell) Top View



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

PIN NO.	PIN NAME	TYPE	DESCRIPTION
16~19,22~26	A0~A8	Input	Address Input Row Address : A0~A8 Column Address : A0~A8
14	$\overline{RAS}$	Input	Row Address Strobe
28	$\overline{CASH}$	Input	Column Address Strobe / Upper Byte Control
29	$\overline{CASL}$	Input	Column Address Strobe / Lower Byte Control
13	$\overline{WE}$	Input	Write Enable
27	$\overline{OE}$	Input	Output Enable
2~5,7~10,31~34,36~39	I/O0 ~ I/O15	Input / Output	Data Input / Output
1,6,20	Vcc	Supply	Power, 3.3V
21,35,40	Vss	Ground	Ground
11,12,15,30	NC	-	No Connect

ABSOLUTE MAXIMUM RATINGS

Voltage on Any pin Relative to V_{SS} ... -0.5V to +4.6V
 Operating Temperature, T_A (ambient)0 °C to +70 °C
 Storage Temperature (plastic)-55 °C to +150 °C
 Power Dissipation0.8W
 Short Circuit Output Current50mA

Permanent device damage may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only, and functional operation of the device above those conditions indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED

OPERATING CONDITIONS (0 °C ≤ T_A ≤ 70 °C ; V_{CC} = 3.3V ± 10% unless otherwise noted)

PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		V _{CC}	3.0	3.6	V	1
Supply Voltage		V _{SS}	0	0	V	
Input High Voltage		V _{IH}	2.0	V _{CC} +0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1
Input Leakage Current	0V ≤ V _{IN} ≤ V _{IH} (max)	I _{LI}	-10	10	μ A	
Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC} Output(s) disable	I _{LO}	-10	10	μ A	
Output High Voltage	I _{OH} = -2 mA	V _{OH}	2.4	-	V	
Output Low Voltage	I _{OL} = 2 mA	V _{OL}	-	0.4	V	

Note : 1.All Voltages referenced to V_{SS}

PARAMETER	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
			-35		
Operating Current	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling, t _{RC} = min	I _{CC1}	150	mA	1,2
Standby Current	TTL interface, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ = V _{IH} , D _{OUT} = High-Z	I _{CC2}	4	mA	
	CMOS interface, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ≥ V _{CC} -0.2V		2	mA	
$\overline{\text{RAS}}$ only refresh Current	t _{RC} = min	I _{CC3}	150	mA	2
EDO Page Mode Current	t _{PC} = min	I _{CC4}	150	mA	1,3
Standby Current	$\overline{\text{RAS}}$ = V _{IH} , $\overline{\text{CAS}}$ = V _{IL}	I _{CC5}	5	mA	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	t _{RC} = min	I _{CC6}	150	mA	
Battery Backup Current (S-ver. only)	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ≤ 0.2V, D _{OUT} = High-Z, CMOS interface	I _{CC7}	400	μ A	
Self Refresh Current (S-ver. only)	$\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{IL} , $\overline{\text{WE}}$ = $\overline{\text{OE}}$ = A0~A8 = V _{CC} -0.2 or 0.2V DQ0~DQ15 = V _{CC} -0.2, 0.2V or open	I _{CC8}	400	μ A	

Note : 1. I_{CC} max is specified at the output open condition.

2. Address can be changed twice or less while $\overline{\text{RAS}}$ = V_{IL}.

3. Address can be changed once or less while $\overline{\text{CAS}}$ = V_{IH}.

CAPACITANCE ($T_a = 25^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

PARAMETER	SYMBOL	TYP	MAX	UNIT
Input Capacitance (address)	C_{i1}	-	5	pF
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CASH}}$, $\overline{\text{CASL}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	C_{i2}	-	7	pF
Output capacitance (I/O0~I/O15)	$C_{i/o}$	-	10	pF

AC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to 70°C , $V_{CC} = 3.3\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) (note 14)

Test Conditions

Input timing reference levels : 0.8V, 2.0V

Output reference level : $V_{OL} = 0.8\text{V}$, $V_{OH} = 2.0\text{V}$

Output Load : 2TTL gate + CL (50pF)

Assumed $t_r = 2\text{ns}$

PARAMETER	SYMBOL	-35		UNIT	NOTES
		MIN	MAX		
Read or Write Cycle Time	t_{RC}	65		ns	
Read Write Cycle Time	t_{RWC}	95		ns	
EDO-Page-Mode Read or Write Cycle Time	t_{PC}	14		ns	22
EDO-Page-Mode Read-Write Cycle Time	t_{PCM}	42		ns	22
Access Time From $\overline{\text{RAS}}$	t_{RAC}		35	ns	4
Access Time From $\overline{\text{CAS}}$	t_{CAC}		10	ns	5,20
Access Time From $\overline{\text{OE}}$	t_{OAC}		10	ns	13,20
Access Time From Column Address	t_{AA}		18	ns	
Access Time From $\overline{\text{CAS}}$ Precharge	t_{ACP}		20	ns	20
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	35	10K	ns	
$\overline{\text{RAS}}$ Pulse Width (EDO Page Mode)	t_{RASC}	35	100K	ns	
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	10		ns	25
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	25		ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	5	10K	ns	24
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	30		ns	19
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	5		ns	6,23
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	10	25	ns	7,18
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5		ns	19
Row Address Setup Time	t_{ASR}	0		ns	
Row Address Hold Time	t_{RAH}	5		ns	
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	8	17	ns	8
Column Address Setup Time	t_{ASC}	0		ns	18
Column Address Hold Time	t_{CAH}	5		ns	18
Column Address Hold Time (Reference to $\overline{\text{RAS}}$)	t_{AR}	30		ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	18		ns	
Read Command Setup Time	t_{RCS}	0			15,18

(Continued)

PARAMETER	SYMBOL	-35		UNIT	NOTES
		MIN	MAX		
Read Command Hold Time Reference to $\overline{\text{CAS}}$	t _{RCH}	0		ns	9,15,19
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t _{RRH}	0		ns	9
$\overline{\text{CAS}}$ to Output in Low-Z	t _{CLZ}	3		ns	20
Output Buffer Turn-off Delay From $\overline{\text{CAS}}$ or $\overline{\text{RAS}}$	t _{OFF1}	3	15	ns	10,17,20
Output Buffer Turn-off to $\overline{\text{OE}}$	t _{OFF2}		8	ns	17,26
Write Command Setup Time	t _{WCS}	0		ns	11,15,18
Write Command Hold Time	t _{WCH}	5		ns	15,25
Write Command Hold Time(Reference to $\overline{\text{RAS}}$)	t _{WCR}	30		ns	15
Write Command Pulse Width	t _{WP}	5		ns	15
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	9		ns	15
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	7		ns	15,19
Data-in Setup Time	t _{DS}	0		ns	12,20
Data-in Hold Time	t _{DH}	5		ns	12,20
Data-in Hold Time (Reference to $\overline{\text{RAS}}$)	t _{DHR}	30		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	51		ns	11
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	34		ns	11
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	26		ns	11,18
Transition Time (rise or fall)	t _T	2.5	50	ns	2,3
Refresh Period (512 cycles)	t _{REF}		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	t _{RPC}	10		ns	
$\overline{\text{CAS}}$ Setup Time(CBR REFRESH)	t _{CSR}	10		ns	1,18
$\overline{\text{CAS}}$ Hold Time(CBR REFRESH)	t _{CHR}	10		ns	1,19
$\overline{\text{OE}}$ Hold Time From $\overline{\text{WE}}$ During Read-Mode-Write Cycle	t _{OEH}	4		ns	16
$\overline{\text{OE}}$ Low to $\overline{\text{CAS}}$ High Setup Time	t _{OES}	4		ns	
$\overline{\text{OE}}$ High Hold Time From $\overline{\text{CAS}}$ High	t _{OEHC}	2		ns	
$\overline{\text{OE}}$ Precharge Time	t _{OEP}	2		ns	
$\overline{\text{OE}}$ Setup Prior to $\overline{\text{RAS}}$ During Hidden Refresh Cycle	t _{ORD}	0		ns	
Last $\overline{\text{CAS}}$ Going Low to First $\overline{\text{CAS}}$ Returning High	t _{CLCH}	5		ns	21
Data Output Hold After $\overline{\text{CAS}}$ Returning Low	t _{COH}	3		ns	
Output Disable Delay From $\overline{\text{WE}}$	t _{WHZ}	3	7	ns	
Self Refresh $\overline{\text{RAS}}$ Low Pulse width	t _{RASS}	100		μs	27,28
Self Refresh $\overline{\text{RAS}}$ High Precharge Time	t _{RPS}	65		ns	27,28
Self Refresh $\overline{\text{CAS}}$ Hold Time	t _{CHS}	-50		ns	27,28

Notes :


- Enables on-chip refresh and address counters.
- $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- In addition to meet the transition rate specification, all input signals must transit between V_{IH} and V_{IL} in a monotonic manner.
- Assume that $t_{RCD} < t_{RCD}(\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assume that $t_{RCD} \geq t_{RCD}(\max)$
- If $\overline{CAS}$ is low at the falling edge of $\overline{RAS}$, data-out will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{CAS}$ and $\overline{RAS}$ must be pulsed high.
- Operation within the t_{RCD} limit ensures that $t_{RCD}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only ; if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, access time is controlled by t_{CAC} .
- Operation within the t_{RAD} limit ensures that $t_{RAD}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only ; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, access time is controlled by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF1}(\max)$ defines the time at which the output achieves the open circuit condition ; it is not a reference to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until $\overline{CAS}$ and $\overline{RAS}$ or $\overline{OE}$ go back to V_{IH}) is indeterminate. $\overline{OE}$ held high and $\overline{WE}$ taken low after $\overline{CAS}$ goes low result in a LATE WRITE ($\overline{OE}$ -controlled) cycle.
- Those parameters are referenced to $\overline{CAS}$ leading edge in EARLY WRITE cycles and $\overline{WE}$ leading edge in LATE WRITE or READ-MODIFY- WRITE cycles.
- During a READ cycle, if $\overline{OE}$ is low then taken HIGH before $\overline{CAS}$ goes high, I/O goes open, if $\overline{OE}$ is tied permanently low, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
- An initial pause of $200\mu s$ is required after power-up followed by eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$ only or CBR) before proper device operation is assured. The eight $\overline{RAS}$ cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
- WRITE command is defined as $\overline{WE}$ going low.
- LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OFF2} and t_{OE1} met ($\overline{OE}$ high during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycles.
- The I/Os open during READ cycles once t_{OFF1} or t_{OFF2} occur.
- Referenced to the earlier $\overline{CAS}$ falling edge.
- Referenced to the latter $\overline{CAS}$ rising edge.
- Output parameter (I/O) is referenced to corresponding $\overline{CAS}$ input, IO0~7 by $\overline{CASL}$ and IO8~15 by $\overline{CASH}$.
- Last falling $\overline{CAS}$ edge to first rising $\overline{CAS}$ edge.
- Last rising $\overline{CAS}$ edge to next cycle's last rising $\overline{CAS}$ edge.
- Last rising $\overline{CAS}$ edge to first falling $\overline{CAS}$ edge.
- Each $\overline{CAS}$ must meet minimum pulse width.
- Referenced to the latter $\overline{CAS}$ falling edge.
- All IOs controlled by $\overline{OE}$, regardless $\overline{CASL}$ and $\overline{CASH}$.
- Self refresh mode is initiated by performing a CBR refresh cycle and holding $\overline{RAS}$ low for the specified t_{RASS} . Self refresh mode is terminated by rising $\overline{RAS}$ high for a minimum time of t_{RPS} .
- For all of the refresh mode expect the distributed CBR refresh mode, all rows must be refreshed within the refresh rate before and after self refresh.

TRUTH TABLE


FUNCTION		RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES
							ROW	COL		
Standby		H	H→X	H→X	X	X	X	X	High-Z	
Read : Word		L	L	L	H	L	ROW	COL	Data-Out	
Read : Lower Byte		L	L	H	H	L	ROW	COL	Lower Byte, Data-Out	
Read : Upper Byte		L	H	L	H	L	ROW	COL	Upper Byte, Data-Out	
Write : Word (Early Write)		L	L	L	L	X	ROW	COL	Data-In	
Write : Lower Byte (Early)		L	L	H	L	X	ROW	COL	Lower Byte, Data-In , Upper Byte, High-Z	
Write : Upper Byte (Early)		L	H	L	L	X	ROW	COL	Lower Byte, High-Z , Upper Byte, Data-In	
Read-Write		L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
EDO-Page-Mode Read	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L		COL	Data-Out	2
	Any Cycle	L	L→H	L→H	H	L			Data-Out	2
EDO-Page-Mode Write	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X		COL	Data-In	1
EDO-Page-Mode Read-Write	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H		COL	Data-Out, Data-In	1, 2
Hidden Refresh		L→H→L	L	L	H	L	ROW	COL	Data-Out	2
RAS -Only Refresh		L	H	H	X	X	ROW		High-Z	
CBR Refresh		H→L	L	L	H	X	X	X	High-Z	3
Self-Refresh		H→L	L	L	H	X	X	X	High-Z	3

- *Note : 1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. Only one $\overline{\text{CAS}}$ must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).

READ CYCLE




EARLY WRITE CYCLE




Note: 1. t_{OFF1} is referenced from the rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last.

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



EDO-PAGE-MODE READ CYCLE



▨ DONT CARE

▨ UNDEFINED

*NOTE : 1. t_{OFF1} is referenced from the rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last.

2. t_{PC} can be measured from falling edge of $\overline{CAS}$ to falling edge of $\overline{CAS}$, or from rising edge of $\overline{CAS}$ to rising edge of $\overline{CAS}$. Both measurements must meet the t_{PC} specification.

The diagram illustrates the timing relationships for a memory device. The signals and their timing parameters are as follows:

- RAS**: t_{RSC} (RAS to CAS delay), t_{CRP} (RAS to CAS delay), t_{TRP} (RAS to CAS delay).
- CASL, CASH**: t_{CASH} (CAS to RAS delay), t_{CP} (CAS to RAS delay), t_{TRSH} (CAS to RAS delay).
- ADDR**: t_{AR} (Address to RAS delay), t_{ASR} (Address to RAS delay), t_{RAH} (Address to RAS delay), t_{ASC} (Address to RAS delay), t_{CAH} (Address to RAS delay), t_{WCS} (Address to RAS delay), t_{WCH} (Address to RAS delay), t_{WP} (Address to RAS delay), t_{WCR} (Address to RAS delay), t_{DHR} (Address to RAS delay), t_{DS} (Address to RAS delay), t_{DH} (Address to RAS delay).
- WE**: t_{WCR} (Write Enable to RAS delay), t_{DHR} (Write Enable to RAS delay), t_{TRWL} (Write Enable to RAS delay).
- I/O**: t_{DS} (Data Strobe to RAS delay), t_{DH} (Data Strobe to RAS delay).
- OE**: t_{TRP} (Output Enable to RAS delay).

[illegible]

Publication Date: Aug. 2005
Revision : 1.4 **10/16**

The diagram shows the timing relationships for RAS, CAS, and ADDR signals. The RAS signal is active-low, with V_{IH} and V_{IL} levels. The CAS signal is also active-low, with V_{IH} and V_{IL} levels. The ADDR signal is active-low, with V_{IH} and V_{IL} levels. The I/O signal is shown as a horizontal line with V_{OH} and V_{OL} levels, labeled "OPEN".


Timing parameters are indicated by arrows:

- t_{RAS} : RAS access time (from V_{IL} to V_{IH})
- t_{CRP} : RAS to CAS setup time (from V_{IL} to V_{IL})
- t_{ASR} : RAS to ADDR setup time (from V_{IL} to V_{IL})
- t_{RAH} : RAS to ADDR hold time (from V_{IL} to V_{IH})
- t_{RPC} : RAS to CAS recovery time (from V_{IH} to V_{IL})
- t_{RP} : RAS pulse width (from V_{IL} to V_{IL})
- t_{RC} : RAS cycle time (from V_{IL} to V_{IL})


Legend:

- DON'T CARE
- UNDEFINED


CBR REFRESH CYCLE (A0~A8 ; $\overline{OE}$ = DON'T CARE)



HIDDEN REFRESH CYCLE ($\overline{WE}$ = HIGH ; $\overline{OE}$ = LOW)



Note : 1. t_{OFF1} is reference from the rising edge of $\overline{RAS}$ or $\overline{CAS}$, whichever occurs last.

SELF REFRESH CYCLE
($\overline{\text{OE}}$ = DON'T CARE)


DON'T CARE

UNDEFINED


PACKING DIMENSIONS

40-LEAD SOJ(400mil)

SECTION I



SECTION II



Symbol	Dimension in mm			Dimension in inch			Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max		Min	Norm	Max	Min	Norm	Max
A	3.250	3.510	3.760	0.128	0.138	0.148	E	10.920	11.176	11.430	0.430	0.440	0.450
A 1	2.080			0.082			E 1	10.030	10.160	10.290	0.395	0.400	0.405
A 2	2.790 REF			0.110 REF			E 2	9.40 BSC			0.370 BSC		
b	0.380	0.460	0.560	0.015	0.018	0.022	R 1	0.760	0.890	1.020	0.030	0.035	0.040
b2	0.635 REF			0.025 REF			theta 1	0°		10°	0°		10°
c	0.180	0.250	0.360	0.007	0.010	0.014	D	25.91	26.040	26.290	1.02	1.025	1.035
e	1.270 BSC			0.050 BSC									


PACKING

DIMENSIONS

40 / 44-LEAD

TSOP(II)

DRAM(400mil)



Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
A	—	—	1.20	—	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.042
b	0.30	—	0.45	0.012	—	0.018
b1	0.30	0.35	0.40	0.012	0.014	0.016
c	0.12	—	0.21	0.005	—	0.008
c1	0.10	—	0.16	0.004	—	0.006
D	18.28	18.41	18.54	0.720	0.725	0.730
ZD	0.805 REF			0.0317 REF		
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.4
L	0.40	0.59	0.69	0.016	0.023	0.027
L1	0.80 REF			0.031 REF		
e	0.80 BSC			0.0315 BSC		
θ	0° ~ 7° REF			0° ~ 7° REF		

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of EliteMT.

The contents contained in this document are believed to be accurate at the time of publication. EliteMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by EliteMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights, or other intellectual property rights of EliteMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

EliteMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.