No.2918A

LC7991

Constant-Speed DC Motor Controller

Overview


The Sanyo LC7991 is a PLL-type speed controller for constant-speed DC motors. It incorporates a crystal oscillator to provide highly-accurate speed control. Internal frequency dividers support a wide range of motor speeds from low-speed gear motors to high-speed polygon mirror motors. Integrated DACs and a phase comparator allow implementation of a DC motor control system with a minimum of external components.

Applications for the LC7991 include drum, paper feed and scanner motors for plain paper copiers, laser facsimile equipment, laser printers, as well as motors for floppy, hard and optical disk drives. The LC7991 operates from a single 5V supply, and is available in 16-pin plastic DIPs.


Features

- · Wide 200 to 2500Hz operating frequency range (FGI input)
- · Low-impedance phase and frequency control outputs
- Speed lock indicator output directly drives an external LED.
- com.cr • TTL-compatible motor frequency sensor and run/stop control inputs
 • CMOS process
- · CMOS process
- · Single 5V supply

Pin Assignment



Package Dimensions 3006B-D16IC (unit: mm)




Absolute Maximum Ratin	gs at I	Га = 25°C	$V_{CC} = 0V$			-	·	unit	
Maximum Supply Voltage	•	V_{DD} ma	х	٠		-0.3 to	+7.0	v	
Input Voltage		$ m V_{IN}$			-0	0.3 to $ m V_{DD}$	+0.3	\mathbf{v}	
Output Voltage		V_{OUT}).3 to V _{DD}		V	
Output Current		I_{OUT}					±20	mA	
Allowable Power Dissipat	ion	Pd max	Ta = -3	0 to +75°C	2		300	mW	
Operating Temperature		Topr				-30 to	+75	°C	
Storage Temperature		Tstg				- 55 to -	+125	$^{\circ}\mathrm{C}$	
Allowable Operating Con-	dition	s at Ta=	-30 to +7	75°C.Vss=	0V	min	typ	max	unit
Supply Voltage		V_{DD}				4.5	~ .		V
Input Voltage		v_{in}				0		V_{DD}	Ÿ
Output Voltage		Vout				Ō		\dot{v}_{DD}	v
		001						UU	•
Electrical Characteristics	at Ta	=25°C,V	$_{\mathrm{DD}} = 5\mathrm{V} \pm 1$	$10\%, V_{SS} = 0$	OV	min	typ	max	unit
Input 'H'-Level Voltage	V_{IH}				FGI inputs	$0.7V_{ m DD}$		V_{DD}	V
Input 'L'-Level Voltage	$ m V_{IL}$	L			_]	0	0	$.3V_{DD}$	V
Input 'H'-Level Current	$\mathbf{I_{IH}}$	DIV1 t	o 3,PRS1,F	RS2 inputs	s]			1	μA
Input 'L'-Level Current	I_{IL}	<u> </u>			J	-1			μA
Input 'H'-Level Current	I_{IH}	ROT,F	GI inputs (pull-up 10l	Ω			1	μA
Input 'L'-Level Current	$\mathbf{I_{IL}}$	<u> </u>			ا		-500		μA
Output 'H'-Level Current	I_{OH}		,BREV,	$V_{OH} = V_1$	DD - 0.4V			-2	$\hat{m}A$
Output 'L'-Level Current	I_{IL}	[FGO or	utputs	$V_{OL} = 0.4$	4V	2			mA
Maximum Non-Linearity	_	FO,PO	outputs,ou	tput open	1 /4		+1	+3	LSB
(DA Converter)				2	4.2	Α.	2	-6	LSB
Output Resistance	R_{O}	FO,PO	outputs,R1	$L=10\mathrm{k}\Omega$	3 C			1000	Ω
Current Dissipation	I_{DD}			3	Mi.			20	mA
AC Characteristics at Ta =	25°C,	$V_{\rm DD} = 5V$	$\pm 10\%, V_{SS}$	=0V		min	typ	max	unit
Input Frequency	f_{XI}		I input	1		0.1	-J P	10.5	MHz
	f_{FG}	F	GI input					50	kHz
FG Lock Frequency	f_{FGL}			G divider of	ff	200		2500	Hz
	fFG L			G divider o		400		5000	Hz
	A								


Pin Descriptions

Pin No.	Pin Name	Description	Input/Output	
1	V _{SS}	Ground (0V)		
2	ΧI	Crystal oscillator	000	
3	XO		OSC circuit	
4	DIV1	Variable frequency divider ratio select	Input	
5	DIV2	(FG divider on /off)		
6	DIV3			
7	PRS1	Phase comparison range select	Input	
8	PRS2			
9	ROT	Rotate/halt control H: halt L: rotate	Pull-up · Schmitt input	
10	LOCK	Lock output. LOW during Lock. Can directly drive an external LED.	Output	
11	FGI	Motor sensor FG input	Pull-up · Schmitt input	
12	FGO	FG shaped output	Output	
13	BREV	Brake timing output, LOW during braking.	Output	
14	FO	Frequency control output, buffered by internal op-amp	DAC output	
15	PO	Phase control output, buffered by internal op-amp		
16	V_{DD}	Positive power supply (5V)	_	

Pin Internal Circuits



Block Diagram



Functional Descriptions

1. Reference Signal Generation

(1) Reference oscillator

The internal oscillator is used by connecting a crystal or a ceramic oscillator between the XI and \overline{XO} pins, and load capacitors to both XI and \overline{XO} , as shown in Fig. 1.

Alternatively, an externally generated clock may be used by leaving \overline{XO} open, and applying the clock to the XI pin, as shown in Fig.2. The clock signal should be 5V in amplitude, with a duty cycle of approximately 50%.

Fig. 1 Internal Oscillator

*1: Crystal




Fig. 2 External Generated Clock

External clock

Square wave duty \(\in 50\% \)

(2) Variable divider and FG divider

or ceramic oscillator

The LC7991 incorporates both a five-range selectable divider and a by-passable divide-by-2 circuit for FGI input. These dividers both increase motor speed lock range and simplify selection of a motor speed sensor encoder and oscillator crystal. The division ratio is selected by the DIV1 to DIV3 inputs, as shown in Table 1 below.

Table 1. Divider Control

Control Input			Division Ratio	HOD: 1
DIV3	DIV2	DIV1	(DIV)	FG Divider
Н	Н	H	20	OFF
H	H	L	10	OFF
Н	L	H	6	OFF
H	L	L	3	OFF
L	H	H	2	OFF
L	H	L	Test	mode
L	L	H	2	ON
L	L	L ·	Test	mode

H: High level L: Low level OFF: Bypass ON: Divided-by-2

(3) Crystal/clock frequency selection

The required reference clock frequency is determined from the lock frequency $f_{FG\,Lock}$ and the division ratio DIV.

If the FG divider is bypassed,

 $fxtal = f_{FGLock} \times DIV \times 2050 (Hz)$

If the FG divider is selected,

 $fxtal = f_{FG\ Lock} \times DIV \times 1025\ (Hz)$

The available lock frequencies for different clock frequencies are shown below in Table 2. Readily available ceramic resonator include the MURATA CSA6.14MT for 500, 1000 and 1500Hz operation, and the MURATA CSA8.20MT for 2000Hz operation.

Table 2. Clock Frequency and Lock Frequency

Division FG	Clock Frequency (MHz)							
Ratio	Divider	2.05	4.1	6.15	8.2	10.25	Unit	
20		50	100	150	200	250		
10	OFF	100	200	300	400	500		
6		167	333	500	667	833	Hz	
3		333	667	1000	1333	1667	ΠZ	
2		500	1000	1500	2000	2500		
<u>-</u>	ON	1000	2000	3000	4000	5000		

2. Servo Controller

The servo controller compares the reference clock and the motor input frequency signal on pin FGI with control motor speed. FGI is a Schmitt-trigger input. The frequency control output FO and the phase control output PO are output via the 8-bit DA converters. The LOCK output indicates that the motor is within the lock range.

(1) Servo action

Servo action is divided into drive, tracking and braking operation. Tracking operation takes place when motor speed is within 6% of the desired speed. FO and PO act to bring the motor into sync. If the motor is underspeed, both FO and PO go HIGH to accelerate the motor. If the motor is overspeed, FO and PO both go LOW to break the motor.

Servo action and the operation of the \overline{LOCK} , FO and PO outputs for the three modes of operation is summarized in Table 3. The lock frequency $f_{FG\ Lock}$ is defined as

$$f_{FGLock} = \frac{f_{Xtal}}{DIV \times 2050}$$
; FG divider off

$$f_{FG Lock} = \frac{f_{Xtal}}{DIV \times 1025}$$
 ; FG divider on

where DIV is the variable divider ratio, and f_{Xtal} is the crystal oscillator or external input clock frequency.

		de o. Dei vo Action			
FG Input Frequency	Mode	LOCK Output	FO Output	PO Output	
Overspeed: > f _{FG Lock} + 6%	Braking	HIGH	LOW	LOW	
Tracking range : f _{FG Lock} ± 6%	Tracking	LOW	Analog frequency output	Analog phase output	
Underspeed	Drive	HICH	HIGH	HIGH	

Table 3. Servo Action

(2) Phase and frequency control

When the motor frequency comes within 6% of the target frequency, FO and PO are switched to the outputs of the internal 8-bit DACs. Each DAC has 256 steps between logic-LOW and logic-HIGH. FO is controlled by the motor speed, and PO by the difference in phase between the internal reference clock and FGI input signal (the motor signal input phase). The output characteristics are shown in Figs. 3 and 4.




Fig.3 FO Output Characteristic




Fig.4 PO Output Characteristic, ×2 Range

3. Rotate Control & Brake Timing Output

The \overline{ROT} active-LOW input may be used to control the motor. When \overline{ROT} is HIGH, both FO and PO are forced LOW.

The motor will take some time to stop following removal of motor drive. The \overline{BREV} output provides the timing required to brake the motor by shorting the windings or applying a reverse voltage. \overline{BREV} goes LOW on the rising edge of \overline{ROT} , and goes HIGH again when the motor frequency drops to 1/8 of lock frequency.

ROT and BREV timing is shown below in Fig.5.




Fig.5 Motor Brake Timing

4. Phase Range Select

The PRS1 and PRS2 inputs select the phase comparator range, as shown in Table 4. The 6π and 14π ranges have a hysteresis region beyond the normal 2π phase comparison region, as shown in Fig.6.

Table	4. Phase Range S	election
PRS2	PRS1	Range
L	L	2π
Ĺ	H	Test mode
H	L	6π
H	Н	14π





Fig.6 Phase Comparison Ranges



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.