May 2003

## National Semiconductor

# **LM63 ±1˚C/±3˚C Accurate Remote Diode Digital Temperature Sensor with Integrated Fan Control**

## **General Description**

The LM63 is a remote diode temperature sensor with integrated fan control. The LM63 accurately measures: (1) its own temperature and (2) the temperature of a diodeconnected transistor, such as a 2N3904, or a thermal diode commonly found on Computer Processors, Graphics Processor Units (GPU) and other ASIC's. The LM63 remote temperature sensor's accuracy is factory trimmed for the series resistance and 1.0021 non-ideality of the Intel® 0.13 µm Pentium® 4 and Mobile Pentium 4 Processor-M thermal diode. The LM63 has an offset register to correct for errors caused by different non-ideality factors of other thermal diodes. For the latest information contact **hardware.monitor.team@nsc.com**.

The LM63 also features an integrated, pulse-widthmodulated (PWM), open-drain fan control output. Fan speed is a combination of the remote temperature reading, the lookup table and the register settings. The 8-step Lookup Table enables the user to program a non-linear fan speed vs. temperature transfer function often used to quiet acoustic fan noise.

## **Features**

- Accurately senses diode-connected 2N3904 transistors or thermal diodes on-board large processors or ASIC's
- Accurately senses its own temperature
- Factory trimmed for Intel Pentium 4 and Mobile Pentium 4 Processor-M thermal diodes
- Integrated PWM fan speed control output
- Acoustic fan noise reduction with User-programmable 8-step Lookup Table
- $\blacksquare$  Multi-function, user-selectable pin for either  $\overline{\mathsf{ALERT}}$ output, or Tachometer input, functions
- Tachometer input for measuring fan RPM
- Offset register can adjust for a variety of thermal diodes
- 10 bit plus sign remote diode temperature data format, with 0.125˚C resolution
- SMBus 2.0 compatible interface, supports TIMEOUT
- LM86-compatible pinout
- LM86-compatible register set
- 8-pin SOIC package

## **Key Specifications**

**E** Remote Diode Temp Accuracy (with quantization error)



# **Applications**

- Computer Processor Thermal Management (Laptop, Desktop, Workstations, Servers)
- Graphics Processor Thermal Management
- Electronic Test Equipment
- **n** Projectors
- Office Equipment
- Industrial Controls

**Connection Diagram**



Intel® and Pentium® are registered trademarks of Intel Corporation.

## **Pin Descriptions**



## **Simplified Block Diagram**





## **Ordering Information**



3 www.national.com

2)

## **Absolute Maximum Ratings (Notes 1,**



### **ESD Susceptibility** (Note 4) Human Body Model 2000 V Machine Model 200 V **Soldering Information, Lead Temperature** SOIC-8 Package (Note 6) Vapor Phase (60 seconds) 215°C Infrared (15 seconds) 220˚C

### **Operating Ratings (Notes 1, 2)**



## **DC Electrical Characteristics**

**TEMPERATURE-TO-DIGITAL CONVERTER CHARACTERISTICS** The following specifications apply for V<sub>DD</sub> = 3.0 VDC to 3.6 VDC, and all analog source impedance R<sub>S</sub> = 50Ω unless otherwise specified in the conditions. **Boldface limits apply for**  $T_A = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = +25^{\circ}C$ .



## **Operating Electrical Characteristics**



## **AC Electrical Characteristics**

The following specifications apply for V<sub>DD</sub> = 3.0 VDC to 3.6 VDC, and all analog source impedance R<sub>S</sub> = 50Ω unless otherwise specified in the conditions. **Boldface limits apply for**  $T_A$  **=**  $T_{\sf MIN}$  **to**  $T_{\sf MAX}$ **;** all other limits  $T_A$ = +25˚C.



## **Digital Electrical Characteristics**



## **SMBus Logical Electrical Characteristics**

The following specifications apply for V<sub>DD</sub> = 3.0 VDC to 3.6 VDC, and all analog source impedance R<sub>S</sub> = 50Ω unless otherwise specified in the conditions. **Boldface limits apply for**  $T_A = T_{\text{MIN}}$  **to**  $T_{\text{MAX}}$ **;** all other limits  $T_A = +25^{\circ}$ C.



## **SMBus Digital Switching Characteristics**

Unless otherwise noted, these specifications apply for V<sub>DD</sub> = +3.0 VDC to +3.6 VDC, C<sub>L</sub> (load capacitance) on output lines = 80 pF. **Boldface limits apply for T<sub>A</sub> = T** $_{\rm J}$ **; T** $_{\rm MIN}$  **≤ T<sub>A</sub> ≤ T** $_{\rm MAX}$ **; all other limits T<sub>A</sub> = T** $_{\rm J}$  **= +25˚C, unless otherwise noted. The** switching characteristics of the LM63 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM63. They adhere to but are not necessarily the same as the SMBus bus specifications.





**SMBus Timing Diagram for SMBCLK and SMBDAT Signals**

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

**Note 2:** All voltages are measured with respect to GND, unless otherwise noted.

Note 3: When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supplies (V<sub>IN</sub> < GND or V<sub>IN</sub> > V+), the current at that pin should be limited to 5 mA. Parasitic components and/or ESD protection circuitry are shown below for the LM63's pins. The nominal breakdown voltage of D3 is 6.5 V. Care should be taken not to forward bias the parasitic diode, D1, present on pins D+ and D−. Doing so by more than 50 mV may corrupt temperature measurements. An "X" means it exists in the circuit.





#### **FIGURE 1. ESD Protection Input Structure**

**Note 4:** Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin. See *Figure 1* above for the ESD Protection Input Structure.

**Note 5:** Thermal resistance junction-to-ambient when attached to a printed circuit board with 2 oz. foil is 168˚C/W.

Note 6: See the URL "http://www.national.com/packaging/" for other recommendations and methods of soldering surface mount devices.

Note 7: "Typicals" are at  $T_A = 25^\circ$ C and represent most likely parametric norm. They are to be used as general reference values not for critical design calculations.

**Note 8:** Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

**Note 9:** The supply current will not increase substantially with an SMBus transaction.

**Note 10:** Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power dissipation of the LM63 and the thermal resistance. See (Note 5) for the thermal resistance to be used in the self-heating calculation.

**Note 11:** The output rise time is measured from  $(V_{I L \text{ max}} - 0.15 V)$  to  $(V_{I H \text{ min}} + 0.15 V)$ .

**Note 12:** The output fall time is measured from  $(V_{\text{IH min}} + 0.15 V)$  to  $(V_{\text{IL min}} - 0.15 V)$ .

Note 13: Holding the SMBData and/or SMBCLK lines Low for a time interval greater than t<sub>TIMFOUT</sub> will reset the LM63's SMBus state machine, therefore setting SMBDAT and SMBCLK pins to a high impedance state.

## **1.0 Functional Description**

The LM63 Remote Diode Temperature Sensor with Integrated Fan Control incorporates a  $\Delta V_{BE}$ -based temperature sensor using a Local or Remote diode and a 10-bit plus sign ∆Σ ADC (Delta-Sigma Analog-to-Digital Converter). The pulse-width modulated (PWM) open-drain output, with a pull-up resistor, can drive a switching transistor to modulate the fan. When the ALERT/Tach is programmed to the Tach mode the LM63 can measure the fan speed on the pulses from the fan's tachometer output. When the ALERT/Tach pin is programmed to the ALERT mode the ALERT open-drain output will be pulled low when the measured temperature exceeds certain programmed limits when enabled. Details are contained in the sections below.

The LM63's two-wire interface is compatible with the SMBus Specification 2.0 . For more information the reader is directed to **www.smbus.org**.

In the LM63 digital comparators are used to compare the measured Local Temperature (LT) to the Local High Setpoint user-programmable temperature limit register. The measured Remote Temperature (RT) is digitally compared to the Remote High Setpoint (RHS), the Remote Low Setpoint (RLS), and the Remote T\_CRIT Setpoint (RCS) userprogrammable temperature limits. An ALERT output will occur when the measured temperature is: (1) higher than either the High Setpoint or the T\_CRIT Setpoint, or (2) lower than the Low Setpoint. The ALERT Mask register allows the user to prevent the generation of these ALERT outputs.

The temperature hysteresis is set by the value placed in the Hysteresis Register (TH).

The LM63 may be placed in a low power Standby mode by setting the Standby bit found in the Configuration Register. In the Standby mode continuous conversions are stopped. In

### **1.0 Functional Description** (Continued)

Standby mode the user may choose to allow the PWM output signal to continue, or not, by programming the PWM Disable in Standby bit in the Configuration Register.

The Local Temperature reading and setpoint data registers are 8-bits wide. The format of the 11-bit remote temperature data is a 16-bit left justified word. Two 8-bit registers, high and low bytes, are provided for each setpoint as well as the temperature reading. Two Remote Temperature Offset (RTO) Registers: High Byte and Low Byte (RTOHB and RTOLB) may be used to correct the temperature readings by adding or subtracting a fixed value based on a different non-ideality factor of the thermal diode if different from the 0.13 micron Intel Pentium 4 or Mobile Pentium 4 Processor-M processor's thermal diode. See Section 4.1 Thermal Diode Non-Ideality.

### **1.1 CONVERSION SEQUENCE**

The LM63 takes approximately 31.25 ms to convert the Local Temperature (LT), Remote Temperature (RT), and to update all of its registers. The Conversion Rate may be modified using the Conversion Rate Register. When the conversion rate is modified a delay is inserted between conversions, the actual conversion time remains at 31.25 ms. Different Conversion Rates will cause the LM63 to draw different amounts of supply current as shown in *Figure 2*.



### **1.2 THE ALERT/TACH PIN AS ALERT OUTPUT**

The ALERT/Tach pin is a multi-use pin. In this section we will address the ALERT active-low open-drain output function. When the ALERT/Tach Select bit is written as a zero in the Configuration Register the ALERT output is selected. Also, when the ALERT Mask bit in the Configuration register is written as zero the ALERT interrupts are enabled.

The LM63's ALERT pin is versatile and can produce three different methods of use to best serve the system designer: (1) as a temperature comparator (2) as a temperature-based interrupt flag, and (3) as part of an SMBus ALERT System. The three methods of use are further described below. The ALERT and interrupt methods are different only in how the user interacts with the LM63.

The remote temperature (RT) reading is associated with a T\_CRIT Setpoint Register, and both local and remote temperature (LT and RT) readings are associated with a HIGH setpoint register (LHS and RHS). The RT is also associated with a LOW setpoint register (RLS). At the end of every temperature reading a digital comparison determines whether that reading is above its HIGH or T\_CRIT setpoint or below its LOW setpoint. If so, the corresponding bit in the ALERT Status Register is set. If the ALERT mask bit is low, any bit set in the ALERT Status Register, with the exception of Busy or Open, will cause the ALERT output to be pulled low. Any temperature conversion that is out of the limits defined in the temperature setpoint registers will trigger an ALERT. Additionally, the ALERT Mask Bit must be cleared to trigger an ALERT in all modes.

The three different ALERT modes will be discussed in the following sections.

### **1.2.1 ALERT Output as a Temperature Comparator**

When the LM63 is used in a system in which does not require temperature-based interrupts, the ALERT output could be used as a temperature comparator. In this mode, once the condition that triggered the ALERT to go low is no longer present, the ALERT is negated *(Figure 3)*. For example, if the ALERT output was activated by the comparison of  $LT$  > LHS, when this condition is no longer true, the ALERT will return HIGH. This mode allows operation without software intervention, once all registers are configured during set-up. In order for the  $\overline{\text{ALERT}}$  to be used as a temperature comparator, the Comparator Mode bit in the Remote Diode Temperature Filter and Comparator Mode Register must be asserted. This is not the power-on default state.



#### **FIGURE 3. ALERT Output as Temperature Comparator Response Diagram**

### **1.2.2 ALERT Output as an Interrupt**

The LM63's ALERT output can be implemented as a simple interrupt signal when it is used to trigger an interrupt service routine. In such systems it is desirable for the interrupt flag to repeatedly trigger during or before the interrupt service routine has been completed. Under this method of operation, during the read of the ALERT Status Register the LM63 will set the ALERT Mask bit in the Configuration Register if any bit in the ALERT Status Register is set, with the exception of Busy and Open. This prevents further ALERT triggering until the master has reset the ALERT Mask bit, at the end of the interrupt service routine. The ALERT Status Register bits are

## **1.0 Functional Description** (Continued)

cleared only upon a read command from the master (see *Figure 4* ) and will be re-asserted at the end of the next conversion if the triggering condition(s) persist(s). In order for the ALERT to be used as a dedicated interrupt signal, the Comparator Mode bit in the Remote Diode Temperature Filter and Comparator Mode Register must be set low. This is the power-on default state. The following sequence describes the response of a system that uses the ALERT output pin as an interrupt flag:

- 1. Master senses ALERT low.
- 2. Master reads the LM63 ALERT Status Register to determine what caused the ALERT.
- 3. LM63 clears ALERT Status Register, resets the ALERT HIGH and sets the ALERT Mask bit in the Configuration Register.
- 4. Master attends to conditions that caused the ALERT to be triggered. The fan is started, setpoint limits are adjusted, etc.
- 5. Master resets the ALERT Mask bit in the Configuration Register.



### **FIGURE 4. ALERT Output as an Interrupt Temperature Response Diagram**

### **1.2.3 ALERT Output as an SMBus ALERT**

An SMBus alert line is created when the ALERT output is connected to: (1) one or more ALERT outputs of other SMBus compatible devices, and (2) to a master. Under this implementation, the LM63's ALERT should be operated using the ARA (Alert Response Address) protocol. The SMBus 2.0 ARA protocol, defined in the SMBus specification 2.0, is a procedure designed to assist the master in determining which part generated an interrupt and to service that interrupt.

The SMBus alert line is connected to the open-drain ports of all devices on the bus, thereby AND'ing them together. The ARA method allows the SMBus master, with one command, to identify which part is pulling the SMBus alert line LOW. It also prevents the part from pulling the line LOW again for the same triggering condition. When an ARA command is received by all devices on the bus, the devices pulling the SMBus alert line LOW: (1) send their address to the master and (2) release the SMBus alert line after acknowledgement of their address.

The SMBus Specifications 1.1 and 2.0 state that in response to and ARA (Alert Response Address) "after acknowledging the slave address the device must disengage its ALERT pulldown". Furthermore, "if the host still sees ALERT low when the message transfer is complete, it knows to read the ARA again." This SMBus "disengaging ALERT requirement prevents locking up the SMBus alert line. Competitive parts may address the "disengaging of ALERT" differently than the LM63 or not at all. SMBus systems that implement the ARA protocol as suggested for the LM63 will be fully compatible with all competitive parts.

The LM63 fulfills "disengaging of ALERT" by setting the ALERT Mask Bit in the Configuration Register after sending out its address in response to an ARA and releasing the ALERT output pin. Once the ALERT Mask bit is activated, the ALERT output pin will be disabled until enabled by software. In order to enable the ALERT the master must read the ALERT Status Register, during the interrupt service routine and then reset the ALERT Mask bit in the Configuration Register to 0 at the end of the interrupt service routine.

The following sequence describes the ARA response protocol.

- 1. Master senses SMBus alert line low
- 2. Master sends a START followed by the Alert Response Address (ARA) with a Read Command.
- 3. Alerting Device(s) send ACK.
- 4. Alerting Device(s) send their address. While transmitting their address, alerting devices sense whether their address has been transmitted correctly. (The LM63 will reset its ALERT output and set the ALERT Mask bit once its complete address has been transmitted successfully.)
- 5. Master/slave NoACK
- 6. Master sends STOP
- 7. Master attends to conditions that caused the ALERT to be triggered. The ALERT Status Register is read and fan started, setpoints adjusted, etc.
- 8. Master resets the ALERT Mask bit in the Configuration Register.

The ARA, 000 1100, is a general call address. No device should ever be assigned to this address.

The ALERT Configuration bit in the Remote Diode Temperature Filter and Comparator Mode Register must be set low in order for the LM63 to respond to the ARA command.

The ALERT output can be disabled by setting the ALERT Mask bit in the Configuration Register. The power-on default is to have the ALERT Mask bit and the ALERT Configuration bit low.

## **1.0 Functional Description** (Continued)



### **FIGURE 5. ALERT Output as an SMBus ALERT Temperature Response Diagram**

### **1.3 SMBus INTERFACE**

**LM63**

Since the LM63 operates as a slave on the SMBus the SMBCLK line is an input and the SMBDAT line is bidirectional. The LM63 never drives the SMBCLK line and it directional. The Livius hever drived the United SMBus does not support clock stretching. According to SMBus specifications, the LM63 has a 7-bit slave address. All bits, A6 through A0, are internally programmed and cannot be changed by software or hardware.

The complete slave address is:



### **1.4 POWER-ON RESET (POR) DEFAULT STATES**

For information on the POR default states see Section 2.2 LM63 Register Map in Functional Order.

### **1.5 TEMPERATURE DATA FORMAT**

Temperature data can only be read from the Local and Remote Temperature registers. The High, Low and T\_CRIT setpoint registers are Read/Write.

**Remote** temperature data is represented by an 11-bit, two's complement word with a Least Significant Bit (LSB) equal to 0.125˚C. The data format is a left justified 16-bit word available in two 8-bit registers:



**Local** Temperature data is represented by an 8-bit, two's complement byte with an LSB equal to 1˚C:



### **1.6 OPEN-DRAIN OUTPUTS**

The SMBDAT, ALERT, and PWM outputs are open-drain outputs and do not have internal pull-ups. A "High" level will not be observed on these pins until pull-up current is provided by an internal source, typically through a pull-up resistor. Choice of resistor value depends on several factors but, in general, the value should be as high as possible consistent with reliable operation. This will lower the power dissipation of the LM63 and avoid temperature errors caused by self-heating of the device. The maximum value of the pull-up resistor to provide the 2.1 V high level is 88.7 kΩ.

### **1.7 DIODE FAULT DETECTION**

The LM63 can detect fault conditions caused by the remote diode. If the D+ pin is detected to be shorted to  $V_{DD}$ , or open: (1) the Remote Temperature High Byte (RTHB) register is loaded with 127˚C, (2) the Remote Temperature Low Byte (RTLB) register is loaded with 0, and (3) the OPEN bit (D2) in the status register is set. Therefore, if the Remote T\_CRIT setpoint register (RCS): (1) is set to a value less than +127˚C and (2) the ALERT Mask is disabled, then the ALERT output pin will be pulled low. If the Remote High Setpoint High Byte (RHSHB) is set to a value less than +127˚C and (2) the ALERT Mask is disabled, then the ALERT will be pulled low. The OPEN bit by itself will not trigger an ALERT.

If the D+ pin is shorted to either ground or D−, then the Remote Temperature High Byte (RTHB) register is loaded with -128°C (1000 0000) and the OPEN bit in the ALERT Status Register will not be set. A temperature reading of −128˚C indicates that D+ is shorted to either ground or D-. If the value in the Remote Low Setpoint High Byte (RLSHB) Register is more than −128˚C and the ALERT Mask is Disabled, ALERT will be pulled low.

### **1.8 COMMUNICATING WITH THE LM63**

Each data register in the LM63 falls into one of four types of user accessibility:

- 1. Read Only
- 2. Write Only
- 3. Read/Write same address
- 4. Read/Write different address

A Write to the LM63 is comprised of an address byte and a command byte. A write to any register requires one data byte.

Reading the LM63 Registers can take place after the requisite register setup sequence takes place. See Section 2.1.1 LM63 Required Initial Fan Control Register Sequence.

The data byte has the Most Significant Bit (MSB) first. At the end of a read, the LM63 can accept either Acknowledge or

### www.national.com 10

## **1.0 Functional Description** (Continued)

No-Acknowledge from the Master. Note that the No-Acknowledge is typically used as a signal for the slave indicating that the Master has read its last byte.

### **1.9 DIGITAL FILTER**

The LM63 incorporates a user-configured digital filter to suppress erroneous Remote Temperature readings due to noise. The filter is accessed in the Remote Diode Temperature Filter and Comparator Mode Register. The filter can be set according to the following table.

Level 2 is maximum filtering.

**Digital Filter Selection Table**





**FIGURE 6. Step Response of the Digital Filter**



**FIGURE 7. Impulse Response of the Digital Filter**



**FIGURE 8. Digital Filter Response in an Intel Pentium 4 processor System. The Filter on and off curves were purposely offset to better show noise performance.**

## **1.0 Functional Description** (Continued)

### **1.10 FAULT QUEUE**

The LM63 incorporates a Fault Queue to suppress erroneous ALERT triggering . The Fault Queue prevents false triggering by requiring three consecutive out-of-limit HIGH, LOW, or T\_CRIT temperature readings. See *Figure 9*. The Fault Queue defaults to OFF upon power-up and may be activated by setting the RDTS Fault Queue bit in the Configuration Register to a 1.



**FIGURE 9. Fault Queue Temperature Response Diagram**

12

### **1.11 ONE-SHOT REGISTER**

The One-Shot Register is used to initiate a single conversion and comparison cycle when the device is in standby mode, after which the data returns to standby. This is not a data register. A write operation causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register.

### **1.12 SERIAL INTERFACE RESET**

In the event that the SMBus Master is reset while the LM63 is transmitting on the SMBDAT line, the LM63 must be returned to a known state in the communication protocol. This may be done in one of two ways:

- 1. When SMBDAT is Low, the LM63 SMBus state machine resets to the SMBus idle state if either SMBData or SMBCLK are held Low for more than 35 ms  $(t_{TIMEOUT})$ . All devices are to timeout when either the SMBCLK or SMBDAT lines are held Low for 25 ms – 35 ms. Therefore, to insure a timeout of all devices on the bus, either the SMBCLK or the SMBData line must be held Low for at least 35 ms.
- 2. With both SMBDAT and SMBCLK High, the master can initiate an SMBus start condition with a High to Low transition on the SMBDAT line. The LM63 will respond properly to an SMBus start condition at any point during the communication. After the start the LM63 will expect Properly to an SMBus start condition.<br>
Properly to an SMBus start condition<br>
20057013<br>
20057013<br>
Response<br>
Response

## **2.0 LM63 Registers**

The following pages include: Section 2.1, a Register Map in Hexadecimal Order, which shows a summary of all registers and their bit assignments, Section 2.2, a Register Map in Functional Order, and Section 2.3, a detailed explanation of each register. Do not address the unused or manufacturer's test registers.

### **2.1 LM63 REGISTER MAP IN HEXADECIMAL ORDER**

The following is a Register Map grouped in hexadecimal address order. Some address locations have been left blank to maintain compatibility with LM86. Addresses in parenthesis are mirrors of "Same As" address for backwards compatibility with some older software. Reading or writing either address will access the same 8-bit register.



## 2.0 LM63 Registers (Continued)



### **2.2 LM63 REGISTER MAP IN FUNCTIONAL ORDER**

The following is a Register Map grouped in Functional Order. Some address locations have been left blank to maintain compatibility with LM86. Addresses in parenthesis are mirrors of named address. Reading or writing either address will access the same 8-bit register. The Fan Control and Configuration Registers are listed first, as there is a required order to setup these registers first and then setup the others. The detailed explanations of each register will follow the order shown below. POR = Power-On-Reset.





### **2.3 LM63 INITIAL REGISTER SEQUENCE AND REGISTER DESCRIPTIONS IN FUNCTIONAL ORDER**

The following is a Register Map grouped in functional and sequence order. Some address locations have been left blank to maintain compatibility with LM86. Addresses in parenthesis are mirrors of named address for backwards compatibility with some older software. Reading or writing either address will access the same 8-bit register.

### **2.3.1 LM63 Required Initial Fan Control Register Sequence**

*Important!* The BIOS must follow the sequence below to configure the following Fan Registers for the LM63 before using any of the Fan or Tachometer or PWM registers:



**All other registers can be written at any time after the above sequence.**

15 www.national.com

## 2.0 LM63 Registers (Continued)

**LM63 Register Descriptions In Functional Order**

## **Fan Control Registers**





#### 2.0 LM63 Registers (Continued) **Fan Control Registers** (Continued) **Address Hex Read/ Read/** Bits POR<br>Write Bits Value **Value Name Description** 50<sub>HEX</sub> to 5F<sub>HEX</sub> LOOKUP TABLE (7 Bits for Temperature and 6 Bits for PWM for each Temperature/PWM Pair) 50 Read. (Write only if reg 4A bit  $5 = 1.$ 7 0 Lookup Table **Temperature** Entry 1 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 51. 51 7:6 00 Lookup Table PWM Entry 1 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 1 The PWM value corresponding to the temperature limit in register 50. 52 7 0 Lookup Table **Temperature** Entry 2 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 53. 53 7:6 00 Lookup Table PWM Entry 2 These bits are unused and always set to 0.  $5:0$  |  $0x3F$  | PWM Entry 2 | The PWM value corresponding to the temperature limit in register 52. 54 7 0 | Lookup Table **Temperature** Entry 3 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 55. 55 7:6 00 Lookup Table PWM Entry 3 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 3 The PWM value corresponding to the temperature limit in register 54. 56 7 0 Lookup Table **Temperature** Entry 4 This bit is unused and always set to 0. 6:0 0x7F Temperature | If the remote diode temperature exceeds this value, the PWM output will be the value in Register 57. 57 7:6 00 Lookup Table PWM Entry 4 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 4 The PWM value corresponding to the temperature limit in register 56. 58 7 0 Lookup Table **Temperature** Entry 5 This bit is unused and always set to 0. 6:0 0x7F Temperature | If the remote diode temperature exceeds this value, the PWM output will be the value in Register 59. 59 7:6 00 Lookup Table PWM Entry 5 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 5 The PWM value corresponding to the temperature limit in register 58.  $5\Delta$ 7 0 Lookup Table **Temperature** Entry 6 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 5B. 5B 7:6 00 Lookup Table PWM Entry 6 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 6 The PWM value corresponding to the temperature limit in register 5A. 5C 7 0 | Lookup Table **Temperature** Entry 7 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 5D.  $5D$ 7:6 00 | Lookup Table PWM Entry 7 These bits are unused and always set to 0. 5:0 | 0x3F | PWM Entry 7 | The PWM value corresponding to the temperature limit in register 5C. 5E 7 0 Lookup Table **Temperature** Entry 8 This bit is unused and always set to 0. 6:0 0x7F If the remote diode temperature exceeds this value, the PWM output will be the value in Register 5F. 5F 7:6 00 Lookup Table PWM Entry 8 These bits are unused and always set to 0. 5:0 0x3F PWM Entry 8 The PWM value corresponding to the temperature limit in register 5E. **4F<sub>HEX</sub>** LOOKUP TABLE HYSTERESIS 4F R/W 7:5 000 Lookup Table Hysteresis These bits are unused and always set to 0 4:0 00100  $\big|$  Determing The amount of hysteresis applied to the Lookup Table. (1 LSB = 1°C).

# 2.0 LM63 Registers (Continued)



# **Configuration Register**

19 www.national.com



## **Local Temperature And Local High Setpoint Registers**



# 2.0 LM63 Registers (Continued)

# **Remote Diode Temperature, Offset And Setpoint Registers**





## 2.0 LM63 Registers (Continued)

## **ALERT Status And Mask Registers** (Continued)



## **Conversion Rate And One-Shot Registers**



## **ID Registers**



## **3.0 Application Notes**

**3.1 FAN CONTROL DUTY CYCLE VS. REGISTER SETTINGS AND FREQUENCY**



### **3.1.1 Computing Duty Cycles for a Given Frequency**

Example: For a PWM Frequency of 24, a PWM Value at  $100\% = 48$  and PWM Value actual = 28, then the Duty Cycle is (28/48) x 100% = **58.3%**.

Select a PWM Frequency from the first column corresponding to the desired actual frequency in columns 6 or 7. Note the PWM Value for 100% Duty Cycle.

Find the Duty Cycle by taking the PWM Value of Register 4C and computing:

$$
DutyCycle_{0}(%) = \frac{PWM_{0}/Value}{PWM_{0}/Value_{0}} \times 100\%
$$

## **3.0 Application Notes** (Continued)

### **3.2 USE OF THE LOOKUP TABLE FOR NON-LINEAR PWM VALUES VS TEMPERATURE**

The Lookup Table, Registers 50 through 5F, can be used to create a non-linear PWM vs Temperature curve that could be used to reduce the acoustic noise from processor fan due to linear or step transfer functions. An example is given below:

### **EXAMPLE:**

In a particular system it was found that the best acoustic fan noise performance was found to occur when the PWM vs Temperature transfer function curve was parabolic in shape.

From 25˚C to 105˚C the fan is to go from 20% to 100%. Since there are 8 steps to the Lookup Table we will break up the Temperature range into 8 separate temperatures. For the 80˚C over 8-steps = 10˚C per step. This takes care of the x-axis.

For the PWM Value, we first select the PWM Frequency. In this example we will make the PWM Frequency (Register 4C) 20.

For 100% Duty Cycle then, the PWM value is 40. For 20% the minimum is 40 x (0.2) = 8.

We can then arrange the PWM, Temperature pairs in a parabolic fashion in the form of y =  $0.005 \cdot (x - 25)^2 + 8$ 



We can then program the Lookup Table with the temperature and Closest PWM Values required for the curve required in our example.

#### **3.3 NON-IDEALITY FACTOR AND TEMPERATURE ACCURACY**

The LM63 can be applied to remote diode sensing in the same way as other integrated-circuit temperature sensors. It can be soldered to a printed-circuit board, and because the path of best thermal conductivity is between the die and the pins, its temperature will effectively be that of the printedcircuit board lands and traces soldered to its pins. This presumes that the ambient air temperature is nearly the same as the surface temperature of the printed-circuit board. If the air temperature is much higher or lower than the surface temperature, the actual temperature of the LM63 die will be an intermediate temperature between the surface and air temperatures. Again, the primary thermal conduction path is through the leads, so the circuit board surface temperature will contribute to the die temperature much more than the air temperature.

To measure the temperature external to the die use a remote diode. This diode can be located on the die of the target IC, such as a CPU processor chip, allowing measurement of the IC's temperature, independent of the LM63's temperature. The LM63 has been optimized for use with the thermal diode on the die of an Intel Pentium 4 or a Mobile Pentium 4 Processor-M processor.

A discrete diode can also be used to sense the temperature of external objects or ambient air. Remember that a discrete diode's temperature will be affected, and often dominated by, the temperature of its leads.

Most silicon diodes do not lend themselves well to this application. It is recommended that a diode-connected 2N3904 transistor be used. The base of the transistor is connected to the collector and becomes the anode. The emitter is the cathode.

A LM63 with a diode-connected 2N3904 transistor approximates the temperature reading of the LM63 with the Pentium 4 processor by 1˚C.

 $T_{2N3904}$  =  $T_{PFTIUM4}$  – 1<sup>°</sup>C

### **3.3.1 Diode Non\_Ideality**

When a transistor is connected to a diode the following relationship holds for  $V_{be}$ , T, and  $I_F$ :



- $q = 1.6x10^{-19}$  Coulombs (the electron charge)
- $T =$  Absolute Temperature in Kelvin
- $k = 1.38x10^{-23}$  joules/K (Boltzmann's constant)
- η is the non-ideality factor of the manufacturing process used to make the thermal diode
- $I_s$  = Saturation Current and is process dependent
- $I_f$  = Forward Current through the base emitter junction
- $V_{\text{be}}$  = Base Emitter Voltage Drop

In the active region, the −1 term is negligible and may be eliminated, yielding the following equation

$$
I_F = I_S \cdot \left[ e^{\left( \frac{V_{b\theta}}{\eta \cdot V_T} \right)} \right]
$$

In the above equation,  $\eta$  and  $I_{s}$  are dependent upon the process that was used in the fabrication of the particular diode. By forcing two currents with a very controlled ratio (N) and measuring the resulting voltage difference, it is possible to eliminate the  $I_s$  term. Solving for the forward voltage difference yields the relationship:

$$
\Delta V_{be} = \eta \left( \frac{kT}{q} \right) \cdot \ln{(N)}
$$

The voltage seen by the LM63 also includes the  $I_FxR_S$ voltage drop across the internal series resistance of the

### **3.0 Application Notes** (Continued)

Pentium 4 processor's thermal diode. The non-ideality factor, η, is the only other parameter not accounted for and depends on the diode that is used for measurement. Since  $\Delta V_{\text{be}}$  is proportional to both η and T, the variations in η cannot be distinguished from variations in temperature. Since the temperature sensor does not control the nonideality factor, it will directly add to the inaccuracy of the sensor.

For the Intel Pentium 4 and Mobile Pentium 4 Processor-M processors Intel specifies a ±0.1% variation in η from part to part. As an example, assume that a temperature sensor has an accuracy specification of  $\pm 1\%$ °C at room temperature of 25˚C and process used to manufacture the diode has a non-ideality variation of  $\pm 0.1$ %. The resulting accuracy will be:

 $T_{\text{ACC}} = \pm 1^{\circ}\text{C} + (\pm 0.1\% \text{ of } 298^{\circ}\text{K}) = \pm 1.3^{\circ}\text{C}$ 

The additional inaccuracy in the temperature measurement caused by η, can be eliminated if each temperature sensor is calibrated with the remote diode that it will be paired with- .Refer to the processor datasheet for the non-ideality factor.

### **3.3.2 Compensating for Diode Non-Ideality**

In order to compensate for the errors introduced by nonideality, the temperature sensor is calibrated for a particular processor. National Semiconductor temperature sensors are always calibrated to the typical non-ideality of a particular processor type.

The LM63 is calibrated for the non-ideality of the 0.13 micron Intel Pentium 4 and Mobile Pentium 4 Processor-M processors.

When a temperature sensor, calibrated for a specific type of processor is used with a different processor type or a given processor type has a non-ideality that strays form the typical value, errors are introduced.

Temperature errors associated with non-ideality may be introduced in a specific temperature range of concern through the use of the Temperature Offset Registers  $11_{\text{Hex}}$  and  $12_{\text{HEX}}$ .

The user is encouraged to send an e-mail to **hardware.monitor.team@nsc.com** to further request information on our recommended setting of the offset register for different processor types.

### **3.4 COMPUTING RPM OF THE FAN FROM THE TACH COUNT**

The Tach Count Registers  $46_{\text{HEX}}$  and  $47_{\text{HEX}}$  count the number of periods of the 90 kHz tachometer clock in the LM63 for the tachometer input from the fan assuming a 2 pulse per revolution fan tachometer, such as the fans supplied with the Pentium 4 boxed processors. The RPM of the fan can be computed from the Tach Count Registers  $46_{\text{HEX}}$  and  $47_{\text{HEX}}$ . This can best be shown through an example.

Example:

Given: the fan used has a tachometer output with 2 per revolution.

Let:

Register 46 (LSB) is  $BF_{HEX} =$  Decimal (11 x 16) + 15 = 191 and

Register 47 (MSB) is  $7_{\text{Hex}}$  = Decimal (7 x 256) = 1792. The total Tach Count, in decimal, is 191 + 1792 = **1983**. The RPM is computed using the formula

Fan 
$$
=
$$

\n $F \times 5,400,000$ 

\nTotal  $=$ 

\nTotal  $=$ 

\nTotal  $=$ 

\nTach  $=$ 

\nCount  $=$ 

\nCount  $=$ 

\nCcount  $=$ 

\nC\nC\nC\nC\nC\nC\nC\nC\nC\nC\n

For our example  $100.000$ 

$$
Fan = RPM = \frac{1 \times 5,400,000}{1983} = 2723 = RPM
$$

## **3.0 Application Notes** (Continued) **3.5 PCB LAYOUT FOR MINIMIZING NOISE**



**FIGURE 10. Ideal Diode Trace Layout**

In a noisy environment, such as a processor mother board, layout considerations are very critical. Noise induced on traces running between the remote temperature diode sensor and the LM63 can cause temperature conversion errors. Keep in mind that the signal level the LM63 is trying to measure is in microvolts. The following guidelines should be followed:

- 1. Place a 0.1 µF power supply bypass capacitor as close as possible to the  $V_{DD}$  pin and the recommended 2.2 nF capacitor as close as possible to the LM63's D+ and D− pins. Make sure the traces to the 2.2 nF capacitor are matched.
- 2. Ideally, the LM63 should be placed within 10 cm of the Processor diode pins with the traces being as straight, short and identical as possible. Trace resistance of 1  $\Omega$ can cause as much as 1˚C of error. This error can be compensated by using the Remote Temperature Offset Registers, since the value placed in these registers will automatically be subtracted from or added to the remote temperature reading.
- 3. Diode traces should be surrounded by a GND guard ring to either side, above and below if possible. This GND

guard should not be between the D+ and D− lines. In the event that noise does couple to the diode lines it would be ideal if it is coupled common mode. That is equally to the D+ and D− lines.

- 4. Avoid routing diode traces in close proximity to power supply switching or filtering inductors.
- 5. Avoid running diode traces close to or parallel to high speed digital and bus lines. Diode traces should be kept at least 2 cm apart from the high speed digital traces.
- 6. If it is necessary to cross high speed digital traces, the diode traces and the high speed digital traces should cross at a 90 degree angle.
- 7. The ideal place to connect the LM63's GND pin is as close as possible to the Processor's GND associated with the sense diode.
- 8. Leakage current between D+ and GND should be kept to a minimum. One nano-ampere of leakage can cause as much as 1˚C of error in the diode temperature reading. Keeping the printed circuit board as clean as possible will minimize leakage current.

Noise coupling into the digital lines greater than 400 mVp-p (typical hysteresis) and undershoot less than 500 mV below GND, may prevent successful SMBus communication with the LM63. SMBus no acknowledge is the most common symptom, causing unnecessary traffic on the bus. Although the SMBus maximum frequency of communication is rather low (100 kHz max), care still needs to be taken to ensure proper termination within a system with multiple parts on the bus and long printed circuit board traces. An RC lowpass filter with a 3 dB corner frequency of about 40 MHz is included on the LM63's SMBCLK input. Additional resistance can be added in series with the SMBData and SMBCLK lines to further help filter noise and ringing. Minimize noise coupling by keeping digital traces out of switching power supply areas as well as ensuring that digital lines containing high speed data communications cross at right angles to the SMBData and SMBCLK lines.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.