

Contents are subject to change without notice.

DESCRIPTION

M2S56D20ATP / AKT is a 4-bank x 16777216-word x 4-bit,
M2S56D30ATP / AKT is a 4-bank x 8388608-word x 8-bit,
M2S56D40ATP/ AKT is a 4-bank x 4194304-word x 16-bit,
double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobes, and output data and data strobe are referenced on both edges of CLK. The M2S56D20/30/40ATP achieve very high speed data rate up to 133MHz, and are suitable for main memory in computer systems.

FEATURES


- VDD=VDDQ=2.5V±0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions
- Commands are entered on each positive CLK edge
- Data and data mask are referenced to both edges of DQS
- 4-bank operations are controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge is controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)
- SSTL_2 Interface
- Both 66-pin TSOP Package and 64-pin Small TSOP Package
M2S56D*0ATP: 0.8mm lead pitch 66-pin TSOP Package
M2S56D*0AKT: 0.4mm lead pitch 64-pin Small TSOP Package
- JEDEC standard
- Low Power for the Self Refresh Current ICC6 : 2mA (-75AL, -75L, -10L)

Operating Frequencies

	Max. Frequency @CL=2.0 *	Max. Frequency @CL=2.5 *	Standard
M2S56D20/30/40ATP/AKT-75AL/-75A	133MHz	133MHz	DDR266A
M2S56D20/30/40ATP/AKT-75L/-75	100MHz	133MHz	DDR266B
M2S56D20/30/40ATP/AKT-10L/-10	100MHz	125MHz	DDR200


* CL = CAS(Read) Latency

PIN CONFIGURATION(TOP VIEW)





- | | |
|-------------------------------------|---------------------------------------|
| CLK,/CLK : Master Clock | DM : Write Mask |
| CKE : Clock Enable | LDM,UDM : Write Mask |
| /CS : Chip Select | VREF : Reference Voltage |
| /RAS : Row Address Strobe | A0-12 : Address Input |
| /CAS : Column Address Strobe | BA0,1 : Bank Address Input |
| /WE : Write Enable | VDD : Power Supply |
| DQ0-15 : Data I/O | VDDQ : Power Supply for Output |
| DQS : Data Strobe | VSS : Ground |
| LDQS,UDQS : Data Strobe | VSSQ : Ground for Output |

PIN CONFIGURATION(TOP VIEW)



- | | | | |
|-----------|-------------------------|---------|---------------------------|
| CLK,/CLK | : Master Clock | DM | : Write Mask |
| CKE | : Clock Enable | LDM,UDM | |
| /CS | : Chip Select | VREF | : Reference Voltage |
| /RAS | : Row Address Strobe | A0-12 | : Address Input |
| /CAS | : Column Address Strobe | BA0,1 | : Bank Address Input |
| /WE | : Write Enable | VDD | : Power Supply |
| DQ0-15 | : Data I/O | VDDQ | : Power Supply for Output |
| DQS | : Data Strobe | VSS | : Ground |
| LDQS,UDQS | | VSSQ | : Ground for Output |


Package Outline of sTSOP



- Note)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

PIN FUNCTION

SYMBOL	TYPE	DESCRIPTION
CLK, /CLK	Input	Clock: CLK and /CLK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of /CLK. Output (read) data is referenced to the crossings of CLK and /CLK (both directions of crossing).
CKE	Input	Clock Enable: CKE controls internal clock. When CKE is low, internal clock for the following cycle is ceased. CKE is also used to select auto / self refresh. After self refresh mode is started, CKE becomes asynchronous input. Self refresh is maintained as long as CKE is low.
/CS	Input	Chip Select: When /CS is high, any command means No Operation.
/RAS, /CAS, /WE	Input	Combination of /RAS, /CAS, /WE defines basic commands.
A0-12	Input	A0-12 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-12. The Column Address is specified by A0-9,11(x4), A0-9(x8) and A0-8(x16). A10 is also used to indicate precharge option. When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0,1	Input	Bank Address: BA0,1 specifies one of four banks to which a command is applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
DQ0-15(x16), DQ0-7(x8), DQ0-3(x4),	Input / Output	Data Input/Output: Data bus
DQS	Input / Output	Data Strobe: Output pin during Read operation, input pin during Write operation. Edge-aligned with read data, placed at the centered of write data to capture the write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS correspond to the data on DQ8-DQ15.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a WRITE operations. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7; UDM corresponds to the data on DQ8-DQ15.
VDD, VSS	Power Supply	Power Supply for the memory array and peripheral circuitry.
VDDQ, VSSQ	Power Supply	VDDQ and VSSQ are supplied to the Output Buffers only.
VREF	Input	SSTL_2 reference voltage.



Type Designation Code


This rule is applied to only Synchronous DRAM family.

M 2 S 56 D 3 0 A KT -75A L

- Mitsubishi Main Designation
- Memory Style (DRAM)
- Interface V:LVTTTL, S:SSTL_3, _2
- Density 56: 256M bits
- **DDR Synchronous DRAM**
- Organization 2^n 2: x4, 3: x8, 4: x16
- Function Reserved for Future Use
- Process Generation
- Package Type TP: TSOP(II), KT: sTSOP(Small TSOP)
- Speed Grade 10: 125MHz@CL=2.5, 100MHz@CL=2.0 (DDR200)
75: 133MHz@CL=2.5, 100MHz@CL=2.0 (DDR266B)
75A: 133MHz@CL=2.5, 133MHz@CL=2.0 (DDR266A)
- Power Grade L: Low power, Blank: standard

BASIC FUNCTIONS

The M2S56D20/30/40A* provides basic functions, bank (row) activate, burst read / write, bank (row) precharge, and auto / self refresh. Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS, CKE and A10 are used as chip select, refresh option, and precharge option, respectively. Refer to the command truth table for the detailed definition of commands.



Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates one row in an idle bank indicated by BA.

Read (READ) [/RAS =H, /CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A10 =H in this command, the bank is deactivated after the burst read (auto-precharge, READA)

Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is defined by burst length. When A10 =H in this command, the bank is deactivated after the burst write (auto-precharge, WRITEA)

Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /write operation. When A10 =H in this command, all banks are deactivated (precharge all, PREA).

Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh addresses including bank address are generated internally. After this command, the banks are precharged automatically.

COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE _{n-1}	CKE _n	/CS	/RAS	/CAS	/WE	BA0,1	A10 /AP	A0-9, 11-12	note
Deselect	DESEL	H	X	H	X	X	X	X	X	X	
No Operation	NOP	H	X	L	H	H	H	X	X	X	
Row Address Entry & Bank Activate	ACT	H	H	L	L	H	H	V	V	V	
Single Bank Precharge	PRE	H	H	L	L	H	L	V	L	X	
Precharge All Banks	PREA	H	H	L	L	H	L	X	H	X	
Column Address Entry & Write	WRITE	H	H	L	H	L	L	V	L	V	
Column Address Entry & Write with Auto-Precharge	WRITEA	H	H	L	H	L	L	V	H	V	
Column Address Entry & Read	READ	H	H	L	H	L	H	V	L	V	
Column Address Entry & Read with Auto-Precharge	READA	H	H	L	H	L	H	V	H	V	
Auto-Refresh	REFA	H	H	L	L	L	H	X	X	X	
Self-Refresh Entry	REFS	H	L	L	L	L	H	X	X	X	
Self-Refresh Exit	REFSX	L	H	H	X	X	X	X	X	X	
		L	H	L	H	H	H	X	X	X	
Burst Terminate	TERM	H	H	L	H	H	L	X	X	X	1
Mode Register Set	MRS	H	H	L	L	L	L	L	L	V	2

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

NOTE:

1. Applies only to read bursts while autoprecharge is disabled; this command is undefined (and should not be used) during read bursts while autoprecharge is enabled, as well as during write bursts.
2. BA0-BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0=1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-codes to be written to the selected Mode Register.

FUNCTION TRUTH TABLE

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
IDLE	H	X	X	X	X	DESEL	NOP	
	L	H	H	H	X	NOP	NOP	
	L	H	H	L	BA	TERM	ILLEGAL	2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	Bank Active, Latch RA	
	L	L	H	L	BA, A10	PRE / PREA	NOP	4
	L	L	L	H	X	REFA	Auto-Refresh	5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set	5
ROW ACTIVE	H	X	X	X	X	DESEL	NOP	
	L	H	H	H	X	NOP	NOP	
	L	H	H	L	BA	TERM	NOP	
	L	H	L	H	BA, CA, A10	READ / READA	Begin Read, Latch CA, Determine Auto-Precharge	
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	Precharge / Precharge All	
	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
READ(Auto-Precharge Disabled)	H	X	X	X	X	DESEL	NOP (Continue Burst to END)	
	L	H	H	H	X	NOP	NOP (Continue Burst to END)	
	L	H	H	L	BA	TERM	Terminate Burst	
	L	H	L	H	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge	3
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL	
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
WRITE(Auto-Precharge Disabled)	H	X	X	X	X	DESEL	NOP (Continue Burst to END)	
	L	H	H	H	X	NOP	NOP (Continue Burst to END)	
	L	H	H	L	BA	TERM	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ / READA	Terminate Burst, Latch CA, Begin Read, Determine Auto-Precharge	3
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	Terminate Burst, Latch CA, Begin Write, Determine Auto-Precharge	3
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	Terminate Burst, Precharge	
	L	L	L	H	X	REFA	ILLEGAL	
READ with Auto-Precharge	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	H	X	X	X	X	DESEL	NOP (Continue Burst to END)	
	L	H	H	H	X	NOP	NOP (Continue Burst to END)	
	L	H	H	L	BA	TERM	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ / READA	ILLEGAL for Same Bank	6
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL for Same Bank	6
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
WRITE with Auto-Precharge	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	H	X	X	X	X	DESEL	NOP (Continue Burst to END)	
	L	H	H	H	X	NOP	NOP (Continue Burst to END)	
	L	H	H	L	BA	TERM	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ / READA	ILLEGAL for Same Bank	7
	L	H	L	L	BA, CA, A10	WRITE / WRITEA	ILLEGAL for Same Bank	7
	L	L	H	H	BA, RA	ACT	Bank Active / ILLEGAL	2
WRITE with Auto-Precharge	L	L	H	L	BA, A10	PRE / PREA	Precharge / ILLEGAL	2
	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
PRE-CHARGING	H	X	X	X	X	DESEL	NOP (Idle after tRP)	
	L	H	H	H	X	NOP	NOP (Idle after tRP)	
	L	H	H	L	BA	TERM	ILLEGAL	2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	NOP (Idle after tRP)	4
	L	L	L	H	X	REFA	ILLEGAL	
ROW ACTIVATING	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	H	X	X	X	X	DESEL	NOP (Row Active after tRCD)	
	L	H	H	H	X	NOP	NOP (Row Active after tRCD)	
	L	H	H	L	BA	TERM	ILLEGAL	2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL	2
WRITE RECOVERING	L	L	L	H	X	REFA	ILLEGAL	
	H	X	X	X	X	DESEL	NOP	
	L	H	H	H	X	NOP	NOP	
	L	H	H	L	BA	TERM	ILLEGAL	2
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	2
	L	L	H	H	BA, RA	ACT	ILLEGAL	2
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL	2
WRITE RECOVERING	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

FUNCTION TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
REFRESHING	H	X	X	X	X	DESEL	NOP (Idle after tRFC)	
	L	H	H	H	X	NOP	NOP (Idle after tRFC)	
	L	H	H	L	BA	TERM	ILLEGAL	
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	H	H	BA, RA	ACT	ILLEGAL	
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
MODE REGISTER SETTING	H	X	X	X	X	DESEL	NOP (Idle after tMRD)	
	L	H	H	H	X	NOP	NOP (Idle after tMRD)	
	L	H	H	L	BA	TERM	ILLEGAL	
	L	H	L	X	BA, CA, A10	READ / WRITE	ILLEGAL	
	L	L	H	H	BA, RA	ACT	ILLEGAL	
	L	L	H	L	BA, A10	PRE / PREA	ILLEGAL	
	L	L	L	H	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

NOTES:

1. All entries are valid only when CKE was High during the preceding clock cycle and the current clock cycle.
2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of specific bank.
3. Must satisfy bus contention, bus turn around, write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
5. ILLEGAL if any bank is not idle.
6. Refer to Read with Auto-Precharge in page 27.
7. Refer to Write with Auto-Precharge in page 29.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.

FUNCTION TRUTH TABLE for CKE

Current State	CKE n-1	CKE n	/CS	/RAS	/CAS	/WE	Address	Action	Notes
SELF-REFRESHING	H	X	X	X	X	X	X	INVALID	1
	L	H	H	X	X	X	X	Exit Self-Refresh (Idle after tRFC)	1
	L	H	L	H	H	H	X	Exit Self-Refresh (Idle after tRFC)	1
	L	H	L	H	H	L	X	ILLEGAL	1
	L	H	L	H	L	X	X	ILLEGAL	1
	L	H	L	L	X	X	X	ILLEGAL	1
POWER DOWN	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)	1
	H	X	X	X	X	X	X	INVALID	
	L	H	X	X	X	X	X	Exit Power Down to Idle	
ALL BANKS IDLE	L	L	X	X	X	X	X	NOP (Maintain Power Down)	
	H	H	X	X	X	X	X	Refer to Function Truth Table	2
	H	L	L	L	L	H	X	Enter Self-Refresh	2
	H	L	H	X	X	X	X	Enter Power Down	2
	H	L	L	H	H	H	X	Enter Power Down	2
	H	L	L	H	H	L	X	ILLEGAL	2
	H	L	L	H	L	X	X	ILLEGAL	2
	H	L	L	L	X	X	X	ILLEGAL	2
ANY STATE other than listed above	L	X	X	X	X	X	X	Refer to Current State =Power Down	2
	H	H	X	X	X	X	X	Refer to Function Truth Table	
	H	L	X	X	X	X	X	Begin CLK Suspend at Next Cycle	3
	L	H	X	X	X	X	X	Exit CLK Suspend at Next Cycle	3
	L	L	X	X	X	X	X	Maintain CLK Suspend	


ABBREVIATIONS:

H=High Level, L=Low Level, X=Don't Care

NOTES:

1. Low to High transition of CKE re-enable CLK and other inputs asynchronously.
A minimum setup time must be satisfied before any command except REFSX.
2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
3. Must be legal command.

SIMPLIFIED STATE DIAGRAM



POWER ON SEQUENCE


The following power on sequences are necessary to guarantee the proper operations of the DDR SDRAM.

1. Apply VDD before or at the same time as VDDQ
2. Apply VDDQ before or at the same time as VTT & VREF
3. Maintain stable conditions for 200us after stable power and CLK are applied, assert NOP or DSEL
4. Issue Precharge command for all banks of the device
5. Issue EMRS to program proper functions
6. Issue MRS to configure the Mode Register and to reset the DLL
7. Issue 2 or more Auto Refresh commands
8. Maintain stable conditions for 200 cycle

After these sequences, the DDR SDRAM is in the idle state and ready for normal operation.


MODE REGISTER

Burst Length, Burst Type and /CAS Latency can be programmed by configuring the mode register (MRS). The mode register stores these data until the next MRS command, which may be issued when both banks are in idle state. After tMRD from an MRS command, the DDR SDRAM is ready to accept the new command.



EXTENDED MODE REGISTER

DLL disable / enable mode can be programmed in the extended mode register (EMRS). The extended mode register stores these data until the next EMRS command, which may be issued when all banks are in idle state. After tMRD from a EMRS command, the DDR SDRAM is ready to accept the new command.





BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----

0	1	0	0	0	0	0	0	0	0	0	0	0	0	DS	DD
---	---	---	---	---	---	---	---	---	---	---	---	---	---	----	----

DLL Disable	0	DLL Enable
	1	DLL Disable

Drive Strength	0	Normal
	1	Weak (Optional)





Initial Address			BL	Column Addressing															
A2	A1	A0		Sequential							Interleaved								
0	0	0	8	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1		3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0		4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0	4	0	1	2	3					0	1	2	3				
-	0	1		1	2	3	0					1	0	3	2				
-	1	0		2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
-	-	0	2	0	1							0	1						
-	-	1		1	0							1	0						

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply Voltage	with respect to VSS	-0.5 ~ 3.7	V
VDDQ	Supply Voltage for Output	with respect to VSSQ	-0.5 ~ 3.7	V
VI	Input Voltage	with respect to VSS	-0.5 ~ VDD+0.5	V
VO	Output Voltage	with respect to VSSQ	-0.5 ~ VDDQ+0.5	V
IO	Output Current		50	mA
Pd	Power Dissipation	Ta = 25 °C	1000	mW
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-65 ~ 150	°C


DC OPERATING CONDITIONS

(Ta=0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit	Notes
		Min.	Typ.	Max.		
VDD	Supply Voltage	2.3	2.5	2.7	V	
VDDQ	Supply Voltage for Output	2.3	2.5	2.7	V	
VREF	Input Reference Voltage	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	V	5
VIH(DC)	High-Level Input Voltage	VREF + 0.15		VDDQ+0.3	V	
VIL(DC)	Low-Level Input Voltage	-0.3		VREF - 0.15	V	
VIN(DC)	Input Voltage Level, CLK and /CLK	-0.3		VDDQ + 0.3	V	
VID(DC)	Input Differential Voltage, CLK and /CLK	0.36		VDDQ + 0.6	V	7
VTT	I/O Termination Voltage	VREF - 0.04		VREF + 0.04	V	6

AC OVERSHOOT/UNDERSHOOT SPECIFICATION

Parameter	Specification
Maximum peak amplitude allowed for overshoot	1.6V
Maximum peak amplitude allowed for undershoot	1.6V
The area between the overshoot signal and VDD must be less than or equal to	4.5 V-ns
The area between the undershoot signal and VSS must be less than or equal to	4.5 V-ns



AVERAGE SUPPLY CURRENT from VDD

(Ta=0 ~ 70°C, VDD = VDDQ = 2.5V ± 0.2V, VSS = VSSQ = 0V, Output Open, unless otherwise noted)

Symbol	Parameter/Test Conditions	Organization	Limits(Max.)		Unit	Notes
			-75A / -75	-10		
IDD0	OPERATING CURRENT: One Bank; Active-Precharge; t RC = t RC MIN; t CK = t CK MIN; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	ALL	85	75	mA	
IDD1	OPERATING CURRENT: One Bank; Active-Read-Precharge; Burst = 2; t RC = t RC MIN; CL = 2.5; t CK = t CK MIN; IOU= 0mA; Address and control inputs changing once per clock cycle	x4	95	85		
		x8	100	90		
		x16	115	105		
IDD2P	PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; $CKE \leq VIL$ (MAX); t CK = t CK MIN	ALL	6	6		
IDD2F	IDLE STANDBY CURRENT: /CS ≥ VIH (MIN); All banks idle; $CKE \geq VIH$ (MIN); t CK = t CK MIN; Address and other control inputs changing once per clock cycle	ALL	30	25		
IDD3P	ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; power-down mode; $CKE \leq VIL$ (MAX); t CK = t CK MIN	ALL	15	12		
IDD3N	ACTIVE STANDBY CURRENT: /CS ≥ VIH (MIN); $CKE \geq VIH$ (MIN); One bank; Active-Precharge; t RC = t RAS MAX; t CK = t CK MIN; DQ,DM and DQS inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	ALL	45	35		
IDD4R	OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; CL=2.5; t CK = t CK MIN; IOU = 0 mA	x4	140	100		
		x8	150	115		
		x16	180	145		
IDD4W	OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; CL=2.5; t CK = t CK MIN; DQ, DM and DQS inputs changing twice per clock cycle	x4	130	95		
		x8	140	105		
		x16	160	120		
IDD5	AUTO REFRESH CURRENT: t RC = t RFC (MIN)	ALL	140	130		
IDD6	SELF REFRESH CURRENT: $CKE \leq 0.2V$	ALL(-75A/-75/-10)	3	3	9	
		ALL(-75AL/-75A/-10L)	2	2	9,21	
IDD7	OPERATING CURRENT-Four bank Operation: Four bank are interleaved with BL=4, refer to the Notes 20	x4	215	170	20	
		x8	235	185	20	
		x16	270	210	20	

AC OPERATING CONDITIONS AND CHARACTERISTICS

(Ta=0 ~ 70°C, VDD = VDDQ = 2.5V ± 0.2V, VSS = VSSQ = 0V, Output Open, unless otherwise noted)

Symbol	Parameter / Test Conditions	Limits		Unit	Notes
		Min.	Max.		
VIH(AC)	High-Level Input Voltage (AC)	VREF + 0.31		V	
VIL(AC)	Low-Level Input Voltage (AC)		VREF - 0.31	V	
VID(AC)	Input Differential Voltage, CLK and /CLK	0.7	VDDQ + 0.6	V	7
VIX(AC)	Input Crossing Point Voltage, CLK and /CLK	0.5*VDDQ - 0.2	0.5*VDDQ + 0.2	V	8
IOZ	Off-state Output Current /Q floating Vo=0~VddQ	-5	5	mA	
II	Input Current / VIN=0 ~ VddQ	-2	2	mA	
IOH	Output High Current (VOUT = VTT+0.84V)	-16.8		mA	
IOL	Output High Current (VOUT = VTT-0.84V)	16.8		mA	

AC TIMING REQUIREMENTS

(Ta=0 ~ 70°C, VDD = VDDQ = 2.5V ±0.2V, VSS = VSSQ = 0V, unless otherwise noted)


Symbol	AC Characteristics Parameter	-75A		-75		-10		Unit	Notes	
		Min.	Max	Min.	Max	Min.	Max			
tAC	DQ Output Valid data delay time from CLK//CLK	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns		
tDQSCK	DQ Output Valid data delay time from CLK//CLK	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns		
tCH	CLK High level width	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
tCL	CLK Low level width	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
tCK	CLK cycle time	CL=2.5	7.5	15	7.5	15	8	15	ns	
		CL=2	7.5	15	10	15	10	15	ns	
tDS	Input Setup time (DQ,DM)	0.5		0.5		0.6		ns		
tDH	Input Hold time(DQ,DM)	0.5		0.5		0.6		ns		
tDIPW	DQ and DM input pulse width (for each input)	1.75		1.75		2		ns		
tHZ	Data-out-high impedance time from CLK//CLK	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	14	
tLZ	Data-out-low impedance time from CLK//CLK	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	14	
tDQSQ	DQ Valid data delay time from DQS		0.5		0.5		0.6	ns		
tHP	Clock half period	tCLmin or tCHmin		tCLmin or tCHmin		tCLmin or tCHmin		ns		
tQH	Output DQS valid window	tHP-0.75		tHP-0.75		tHP-1.0		ns		
tDQSS	Write command to first DQS latching transition	0.75	1.25	0.75	1.25	0.75	1.25	tCK		
tDQSH	DQS input High level width	0.35		0.35		0.35		tCK		
tDQSL	DQS input Low level width	0.35		0.35		0.35		tCK		
tDSS	DQS falling edge to CLK setup time	0.2		0.2		0.2		tCK		
tDSH	DQS falling edge hold time from CLK	0.2		0.2		0.2		tCK		
tMRD	Mode Register Set command cycle time	15		15		15		ns		
tWPRES	Write preamble setup time	0		0		0		ns	16	
tWPST	Write postamble	0.4	0.6	0.4	0.6	0.4	0.6	tCK	15	
tWPRE	Write preamble	0.25		0.25		0.25		tCK		
tIS	Input Setup time (address and control)	0.9		0.9		1.1		ns	19	
tIH	Input Hold time (address and control)	0.9		0.9		1.1		ns	19	
tRPST	Read postamble	0.4	0.6	0.4	0.6	0.4	0.6	tCK		
tRPRE	Read preamble	0.9	1.1	0.9	1.1	0.9	1.1	tCK		

AC TIMING REQUIREMENTS(Continued)

(Ta=0 ~ 70°C, VDD = VDDQ = 2.5V ±0.2V, VSS = VSSQ = 0V, unless otherwise noted)

Symbol	AC Characteristics Parameter	-75A		-75		-10		Unit	Notes
		Min.	Max	Min.	Max	Min.	Max		
tRAS	Row Active time	45	120,000	45	120,000	50	120,000	ns	
tRC	Row Cycle time(operation)	65		65		70		ns	
tRFC	Auto Ref. to Active/Auto Ref. command period	75		75		80		ns	
tRCD	Row to Column Delay	20		20		20		ns	
tRP	Row Precharge time	20		20		20		ns	
tRRD	Act to Act Delay time	15		15		15		ns	
tWR	Write Recovery time	15		15		15		ns	
tDAL	Auto Precharge write recovery + precharge time	35		35		35		ns	
tWTR	Internal Write to Read Command Delay	1		1		1		tCK	
tXSNR	Exit Self Ref. to non-Read command	75		75		80		ns	
tXSRD	Exit Self Ref. to -Read command	200		200		200		tCK	
tXPNR	Exit Power down to command	1		1		1		tCK	
tXPRD	Exit Power down to -Read command	1		1		1		tCK	18
tREFI	Average Periodic Refresh interval	7.8		7.8		7.8		us	17

Output Load Condition



CAPACITANCE

(Ta=0 ~ 70°C, VDD = VDDQ = 2.5V ± 0.2V, VSS = VSSQ = 0V, unless otherwise noted)

Symbol	Parameter	Test Condition	Limits		Delta Cap.(Max.)	Unit	Notes
			Min.	Max.			
CI(A)	Input Capacitance, address pin	VI=1.25v f=100MHz	2.0	3.0	0.50	pF	11
CI(C)	Input Capacitance, control pin		2.0	3.0			
CI(K)	Input Capacitance, CLK pin	VI=25mVrms	2.0	3.0	0.25	pF	11
CI/O	I/O Capacitance, I/O, DQS, DM pin		4.0	5.0			

Note:

1. All voltages are referenced to VSS.
2. Tests for AC timing, IDD, and electrical AC and DC characteristics, may be conducted at nominal reference/supply voltage levels. However, the specifications and device operations are guaranteed for the full voltage range specified.
3. AC timing and IDD tests may use the VIL to VIH swing of up to 1.5V in the test environment. Input timing is still referenced to VREF (or to the crossing point for CK//CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL(AC) and VIH(AC).
4. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.
5. VREF is expected to be equal to $0.5 \cdot VDDQ$ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed $\pm 2\%$ of the DC value.
6. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
7. VID is the magnitude of the difference between the input level on CLK and the input level on /CLK.
8. The value of VIX is expected to equal $0.5 \cdot VDDQ$ of the transmitting device and must track variations in the DC level of the same.
9. Enables on-chip refresh and address counters.
10. IDD specifications are tested after the device is properly initialized.
11. This parameter is sampled. $VDDQ = 2.5V \pm 0.2V$, $VDD = 2.5V \pm 0.2V$, $f = 100 \text{ MHz}$, $T_a = 25^\circ\text{C}$, $V_{OUT}(DC) = VDDQ/2$, $V_{OUT}(PEAK \text{ TO PEAK}) = 25\text{mV}$. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).
12. The CLK//CLK input reference level (for timing referenced to CLK//CLK) is the point at which CLK and /CLK cross; the input reference level for signals other than CLK//CLK, is VREF.
13. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \leq 0.3VDDQ$ is recognized as LOW.
14. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
15. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
16. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and satisfies the input slew rate specifications. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
17. A maximum of eight AUTO REFRESH commands can be asserted to any given DDR SDRAM device.
18. tXPRD should be 200 tCLK when the clocks are unstable during the power down mode.
19. For command/address and CK & /CK slew rate $> 1.0\text{V/ns}$.

(Notes continued on next page)

Note (Continued) :

20. IDD7 : Operating current is measured under the conditions

(1).Four Bank are being interleaved with tRC(min),burst mode,address and control inputs on NOP edge are not changing.Iout = 0mA

(2).Timing Patterns

-DDR200(-10) (100MHz,CL=2) : tCK=10ns, CL=2, BL=4, tRRD=2*tCK, tRCD=3*tCK,
Read with autoprecharge

Setup:A0 N A1 R0 A2 R1 A3 R2

Read :A0 R3 A1 R0 A2 R1 A3 R2 -repeat the same timing with random address changing
50% of data changing at every transfer

-DDR266B(-75) (133MHz,CL=2.5) : tCK=7.5ns, CL=2.5, BL=4, tRRD=2*tCK, tRCD=3*tCK,
Read with autoprecharge

Setup:A0 N A1 R0 A2 R1 A3 R2 N R3

Read :A0 N A1 R0 A2 R1 A3 R2 N R3 -repeat the same timing with random address changing
50% of data changing at every transfer


-DDR266A(-75A) (133MHz,CL=2) : tCK=7.5ns, CL=2, BL=4, tRRD=2*tCK, tRCD=3*tCK,
Read with autoprecharge

Setup: A0 N A1 R0 A2 R1 A3 R2 N R3


Read : A0 N A1 R0 A2 R1 A3 R2 N R3 -repeat the same timing with random address changing
50% of data changing at every transfer

*Legend: A=Activate,R=Read, P=Precharge, N=NOP


21. Low Power Version (-75AL/-75L/-10L)




Read Operation



Write Operation / $t_{\text{DQSS}} = \text{max.}$



Write Operation / $t_{\text{DQSS}} = \text{min.}$



OPERATIONAL DESCRIPTION


BANK ACTIVATE (ACT)

The DDR SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA0,1). A row is indicated by the row address A12-0. The minimum activation interval between banks is tRRD.

PRECHARGE (PRE)

The PRE command deactivates the bank indicated by BA0,1. When multiple banks are active, the precharge all command (PREA,PRE+A10=H) is available to deactivate all banks at the same time. After tRP from the precharge, an ACT command to the same bank can be issued.

Bank Activation and Precharge All (BL=8, CL=2)




A precharge command can be issued after BL/2 time from a read command.


READ

After t_{RCD} from the bank activation, a READ command can be issued. 1st Output data is available after the /CAS Latency from the READ, followed by (BL-1) consecutive data. (BL : Burst Length) The start address is specified by A11,A9-A0(x4)/A9-A0(x8)/A8-A0(x16), and the address sequence of burst data is defined by the Burst Type. A READ command may be issued to any active bank, so the row precharge time (t_{RP}) can be hidden during the continuous burst data by interleaving the multiple banks. When A10 is high in READ command, the auto-precharge (READA) is performed. Any command (READ,WRITE,PRE,ACT) asserted to the same bank is inhibited till the internal precharge is completed. The internal precharge operation starts at BL/2 time after READA command. The next ACT command can be issued after (BL/2+t_{RP}) time from the previous READA.

Multi Bank Interleaving READ (BL=8, CL=2)



READ with Auto-Precharge (BL=8, CL=2,2.5)




Asserted Command	For Different Bank							
	3	4	5	6	7	8	9	10
READ	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
READA	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
WRITE(CL=2)	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal
WRITE(CL=2.5)	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
WRITEA(CL=2)	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal
WRITEA(CL=2.5)	Illegal	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal
ACT	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
PCG	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal

Operating description when new command is asserted.


WRITE

After tRCD time from the bank activation, a WRITE command can be issued. 1st input data is sampled at the WRITE command with data strobe input, followed by (BL-1) data being written into RAM. The Burst Length is BL. The start address is specified by A11,A9-A0(x4)/A9-A0(x8)/A8-A0(x16), and the address sequence of burst data is defined by the Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be hidden during the continuous input data by interleaving the multiple banks. The write recovery time (tWR) is required from the last written data to the next PRE command. When A10 is high in a WRITE command, the auto-precharge(WRITEEA) is performed. Any command (READ,WRITE,PRE,ACT) asserted to the same bank is inhibited till the internal precharge operation is completed. The next ACT command can be issued after tDAL from the last input data cycle.

Multi Bank Interleaving WRITE (BL=8)



WRITE with Auto-Precharge (BL=8)



Asserted Command	For Different Bank							
	3	4	5	6	7	8	9	10
READ	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal
READA	Illegal	Illegal	Illegal	Illegal	Illegal	Legal	Legal	Legal
WRITE	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
WRITEA	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
ACT	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal
PCG	Legal	Legal	Legal	Legal	Legal	Legal	Legal	Legal


Operating description when new command is asserted.

BURST INTERRUPTION

[Read Interrupted by Read]

Burst read operation can be interrupted by the new Read command issued to any other bank. Random column access is allowed. READ to READ interval is 1CLK as the minimum.


Read Interrupted by Read (BL=8, CL=2)




[Read Interrupted by precharge]

Burst read operation can be interrupted by precharge of the same bank. READ to PRE interval is 1 CLK minimum. The time between PRE command to output disable is equal to the CAS Latency. As a result, READ to PRE interval determines valid data length to be outputted. The figure below shows the examples of BL=8.

Read Interrupted by Precharge (BL=8)



Read Interrupted by Precharge (BL=8)




EEPW.com.cn

[Read Interrupted by Burst Stop]

Burst read operation can be interrupted by a burst stop command (TERM). READ to TERM interval is 1 CLK minimum. The time between TERM command to output disable is equal to the CAS Latency. As a result, READ to TERM interval determines valid data length to be outputted. The figure below shows example of BL=8.




[Read Interrupted by Write with TERM]



[Write interrupted by Write]

Burst write operation can be interrupted by Write to any bank. Random column access is allowed. WRITE to WRITE interval is 1 CLK minimum.


Write Interrupted by Write (BL=8)



[Write interrupted by Read]

Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. Internal WRITE to READ command interval (t_{WTR}) is 1 CLK minimum. The input data masked by DM in the interrupted READ cycle is "don't care". t_{WTR} is referenced from the first positive edge after the last data input.


Write Interrupted by Read (BL=8, CL=2.5)



[Write interrupted by Precharge]


Burst write operation can be interrupted by precharge of the same or all bank. Random column access is allowed. t_{WR} is referenced from the first positive CLK edge after the last data input.

Write Interrupted by Precharge (BL=8, CL=2.5)



[Initialize and Mode Register sets]


Initialize and MRS



[AUTO REFRESH]

Auto-refresh cycle is initiated with a REFA(/CS=/RAS=/CAS=L,/WE=CKE=H) command.
 The refresh address is generated internally. 8192 REFA cycles within 64ms refresh
 256 Mbits memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an auto refresh, all banks must be in the idle state. The minimum interval between auto-refresh is tRFC . No command is allowed within tRFC time after the REFA command.


Auto-Refresh



[SELF REFRESH]


Self -refresh mode is entered by asserting a REFS command ($\overline{CS}=\overline{RAS}=\overline{CAS}=L, \overline{WE}=H, CKE=L$). The self-refresh mode is maintained as long as CKE is kept low. During the self-refresh mode, CKE becomes asynchronous and the only enable input. All other inputs including CLK are disabled and ignored to save the power

consumption. In order to exit the self-refresh mode, the device shall be supplied the stable CLK inputs, followed by DESEL or NOP command, then asserting CKE for the period longer than t_{XSNR}/t_{XSRD} .




[Power DOWN]

The purpose of CLK suspend is power down. CKE is synchronous input except during the self-refresh mode. A commands are ignored. From CKE=H to normal function, DLL recovery time is NOT required when the stable CLK is supplied during the power down mode.



[DM CONTROL]

DM is defined as the data mask for write data. During writes, DM masks the input data cycle by cycle. Latency of DM to write mask is 0.



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Revision History

Rev.	Date	Description
1.02	May '01	-New registration (May. '01)
1.1	Jun.'01	-Added -75A Spec. -Added IDD7 Spec. -Changed VIH(DC)min Spec. from VREF+0.18V to VREF+0.15V -Changed VIL(DC)min Spec. from VREF-0.18V to VREF-0.15V -Changed VIH(AC)min Spec. from VREF+0.35V to VREF+0.31V -Changed VIL(AC)max Spec. from VREF-0.35V to VREF-0.31V -Changed IOH Spec. from -15.2mA to -16.8mA -Changed IOL Spec. from +15.2mA to +16.8mA
1.2	Jun.'01	-Added Operating description Table when new command asserted while write & read with auto precharge is issued.
1.33	Jan.'02	-Unify *ATP's spec. with *AKT's spec. (Add *AKT spec to *ATP spec.) -Change page 37 (Fig. : Self Refresh) -Change IDD7 measurement timing (page 23:Note 20) -Modify Average Supply Current from VDD <div style="text-align: center;"> <p>-75A / -75 / -10 -75A & -75 / -10</p> <p>IDD0 X4 Limits (from 105 / 105 / 120mA to 85 / 75mA)</p> <p>IDD0 X8 Limits (from 110 / 110 / 120mA to 85 / 75mA)</p> <p>IDD0 X16 Limits (from 120 / 120 / 115mA to 85 / 75mA)</p> <p>IDD1 X4 Limits (from 110 / 110 / 105mA to 95 / 85mA)</p> <p>IDD1 X8 Limits (from 115 / 115 / 110mA to 100 / 90mA)</p> <p>IDD1 X16 Limits (from 135 / 135 / 130mA to 115 / 105mA)</p> <p>IDD2P Limits (from 20 / 20 / 20mA to 6 / 6mA)</p> <p>IDD2F Limits (from 40 / 40 / 40mA to 30 / 25mA)</p> <p>IDD3P Limits (from 30 / 30 / 30mA to 15 / 12mA)</p> <p>IDD3N X4 Limits (from 60 / 60 / 55mA to 45 / 35mA)</p> <p>IDD3N X8 Limits (from 65 / 65 / 60mA to 45 / 35mA)</p> <p>IDD3N X16 Limits (from 75 / 75 / 70mA to 45 / 35mA)</p> <p>IDD4R X4 Limits (from 150 / 150 / 140mA to 140 / 100mA)</p> <p>IDD4R X8 Limits (from 170 / 170 / 160mA to 150 / 115mA)</p> <p>IDD4R X16 Limits (from 210 / 210 / 200mA to 180 / 145mA)</p> <p>IDD4W X4 Limits (from 145 / 145 / 135mA to 130 / 95mA)</p> <p>IDD4W X8 Limits (from 165 / 165 / 155mA to 140 / 105mA)</p> <p>IDD4W X16 Limits (from 200 / 200 / 180mA to 160 / 120mA)</p> <p>IDD5 Limits (from 185 / 185 / 175mA to 140 / 130mA)</p> <p>IDD7 X4 Limits (from 250 / 250 / 230mA to 215 / 170mA)</p> <p>IDD7 X8 Limits (from 260 / 260 / 240mA to 235 / 185mA)</p> <p>IDD7 X16 Limits (from 290 / 290 / 280mA to 270 / 210mA)</p> </div>
1.44	Mar.'02	- Add Low power version Spec. - Overshoot / Undershoot Spec Add