

512 Kbit (64Kb x8) Low Voltage UV EPROM and OTP EPROM

- LOW VOLTAGE READ OPERATION: 3V to 3.6V
- FAST ACCESS TIME: 100ns
- LOW POWER CONSUMPTION:
 - Active Current 10mA at 5MHz
 - Standby Current 10μA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/byte (typical)
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: 3Dh

DESCRIPTION

The M27V512 is a low voltage 512 Kbit EPROM offered in the two ranges UV (ultra viloet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems and is organized as 65,536 by 8 bits.

The M27V512 operates in the read mode with a supply voltage as low as 3V. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The FDIP28W (window ceramic frit-seal package) has transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V512 is offered in PDIP28, PLCC32 and TSOP28 (8 x 13.4 mm) packages.

Table 1. Signal Names

A0-A15	Address Inputs	
Q0-Q7	Data Outputs	
Ē	Chip Enable	
<u></u> GV _{PP}	Output Enable	
Vcc	Supply Voltage	
V _{SS}	Ground	







Figure 1. Logic Diagram








Figure 2C. TSOP Pin Connections	
---------------------------------	--







DEVICE OPERATION

The operating modes of the M27V512 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for \overline{GV}_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27V512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV}-t_{GLQV}.

Standby Mode

The M27V512 has a standby mode which reduces the supply current from 10mA to $10\mu A$ with low voltage operation $V_{CC} \leq 3.6V$, see Read Mode DC Characteristics table for details.The M27V512 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{G}V_{PP}$ input.

<u>/رک</u>

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature ⁽³⁾	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	-2 to 7	V
V _{CC}	Supply Voltage	-2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
Vpp	Program Supply Voltage	–2 to 14	V

 Table 2. Absolute Maximum Ratings ⁽¹⁾

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

3. Depends on range.

Table 3. Operating Modes

Table 5. Operating modes		A D				
Mode	Ē	GV _{PP}	A9	Q0-Q7		
Read	VIL	¥µ.	X	Data Out		
Output Disable	VIL	VIH	х	Hi-Z		
Program	V _{IL} Pulse	VPP	Х	Data In		
Program Inhibit	Viн	Vpp	Х	Hi-Z		
Standby	Vih	Х	Х	Hi-Z		
Electronic Signature	VIL	V _{IL}	V _{ID}	Codes		

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	0	0	1	1	1	1	0	1	3Dh

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

S

Table 5. AC	Measurement	Conditions
-------------	-------------	------------

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. Testing Input Output Waveform




Table 6. Capacitance ⁽¹⁾ ($T_A = 25 \circ C$, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Мах	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V_{CC} and VSS. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supplyconnection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

4/16

Table 7. Read Mode DC Characteristics ⁽¹⁾ (T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = $3.3V \pm 10\%$; V_{PP} = V_{CC})

Symbol	Parameter	Parameter Test Condition		Max	Unit	
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μΑ	
I _{LO}	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ	
I _{CC}	Supply Current	$\label{eq:eq:star} \begin{split} \overline{E} &= V_{IL}, \ \overline{G} = V_{IL}, \ I_{OUT} = 0 m A, \\ f &= 5 M Hz, \ V_{CC} \leq 3.6 V \end{split}$		10	mA	
I _{CC1}	Supply Current (Standby) TTL $\overline{E} = V_{IH}$			1	mA	
I _{CC2}	Supply Current (Standby) CMOS	\overline{E} > V _{CC} – 0.2V, V _{CC} \leq 3.6V		10	μA	
I _{PP}	Program Current	$V_{PP} = V_{CC}$		10	μA	
V _{IL}	Input Low Voltage		-0.3	0.8	V	
VIH ⁽²⁾	Input High Voltage		2	V _{CC} + 1	V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V	
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V	
V _{OH}	Output High Voltage CMOS	I _{OH} = -100μA	$V_{\rm CC} - 0.7V$		V	

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} . 2. Maximum DC voltage on Output is $V_{CC} + 0.5V$. **Table 8A. Read Mode AC Characteristics (1)** ($T_A = 0$ to 70 °C or -40 to 85 °C; $V_{CC} = 3.3V \pm 10\%$; $V_{PP} = V_{CC}$)

					M27V5 [,]	12		
Symbol	Alt	Parameter	Test Condition	-10	0 ⁽³⁾	-1	20	Unit
				Min	Мах	Min	Max	
tavqv	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		100		120	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		45		45	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	35	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	35	ns
t _{AXQX}	t _{ОН}	Address Transition to Output Transition	$\overline{E}=V_{IL},\overline{G}=V_{IL}$	0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Sampled only, not 100% tested.
 Speed obtained with High Speed AC measurement conditions.

57

Table 8B. Read Mode AC Characteristics ⁽¹⁾

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 3.3V \pm 10\%; V_{PP} = V_{CC}))$

Symbol	Alt	Parameter	Test Condition	-1	50	-2	00	Unit
				Min	Мах	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E}=V_{IL},\overline{G}=V_{IL}$		150		200	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
tGLQV	tOE	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		60	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	50	ns
t _{GHQZ} ⁽²⁾	tDF	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	50	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E}=V_{IL},\overline{G}=V_{IL}$	0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. Sampled only, not 100% tested.




Figure 5. Read Mode AC Waveforms

Programming

The M27V512 has been designed to be fully compatible with the M27C512 and has the same electronic signature. As a result the M27V512 can be programmed as the M27C512 on the same programming equipments applying 12.75V on V_{PP} and 6.25V on V_{CC} by the use of the same PRES-TO IIB algorithm. When delivered (and after each erasure for UV EPROM), all bits of the M27V512 are in the '1' state. Data is introduced by selective-ly programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ul-

traviolet light (UV EPROM). The M27V512 is in the programming mode when V_{PP} input is at 12.75V and \bar{E} is pulsed to V_{IL}. The data to be programmed is applied to 8 bits in parallel to the data output pins.The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

The M27V512 can use PRESTO IIB Programming Algorithm that drastically reduces the programming time (typically less than 6 seconds). Nevertheless to achieve compatibility with all programming equipments, PRESTO Programming Algorithm can be used as well.

Table 9. Programming Mode AC Characteristics ⁽¹⁾

(T _A = 25 °C; V _{CC} =	6.25V ± 0.25V; V _{PP} =	12.75V ± 0.25V)
--	----------------------------------	-----------------

Symbol	Parameter	Test Condition	Min	Мах	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
VIL	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -1mA	3.6		V
V_{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. MARGIN MODE AC Characteristics ⁽¹⁾

$(T_A = 25 \ ^{\circ}C; V_{CC} =$	$6.25V \pm 0.25V; V_{PP} =$	12.75V ± 0.25V
-----------------------------------	-----------------------------	----------------

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
ta9hvph	t _{AS9}	V _{A9} High to V _{PP} High	A STA	2		μs
t _{VPHEL}	t _{VPS}	V _{PP} High to Chip Enable Low	1 1 1	2		μs
t _{A10} HEH	t _{AS10}	VA10 High to Chip Enable High (Set)	3	1		μs
t _{A10LEH}	t _{AS10}	V _{A10} Low to Chip Enable High (Reset)	COL	1		μs
t _{EXA10X}	t _{AH10}	Chip Enable Transition to VA10 Transition		1		μs
t _{EXVPX}	t _{VPH}	Chip Enable Transition to VPP Transition		2		μs
t _{VPXA9X}	t _{AH9}	V _{PP} Transition to V _{A9} Transition		2		μs


Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		2		μs
tqvel	tDS	Input Valid to Chip Enable Low		2		μs
t VCHEL	tvcs	V _{CC} High to Chip Enable Low		2		μs
tvphel	tOES	V _{PP} High to Chip Enable Low		2		μs
t VPLVPH	t _{PRT}	V _{PP} Rise Time		50		ns
t _{ELEH}	t _{PW}	Chip Enable Program Pulse Width (Initial)		95	105	μs
t EHQX	t _{DH}	Chip Enable High to Input Transition		2		μs
t _{EHVPX}	t _{OEH}	Chip Enable High to VPP Transition		2		μs
t _{VPLEL}	t _{VR}	V _{PP} Low to Chip Enable Low		2		μs
t _{ELQV}	t _{DV}	Chip Enable Low to Output Valid			1	μs
t _{EHQZ} ⁽²⁾	t _{DFP}	Chip Enable High to Output Hi-Z		0	130	ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition	4	0		ns

Table 11. Programming Mode AC Characteristics ⁽¹⁾ (T_A = 25 °C; V_{CC} = $6.25V \pm 0.25V$; V_{PP} = $12.75V \pm 0.25V$)

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}. 2. Sampled only, not 100% tested. Figure 6. MARGIN MODE AC Waveforms





Note: A8 High level = 5V; A9 High level = 12V.





Figure 7. Programming and Verify Modes AC Waveforms

Figure 8. Programming Flowchart



PRESTO IIB Programming Algorithm

PRESTO IIB Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 6.5 seconds. This can be achieved with STMicroelectronics M27V512 due to several design innovations described in the M27V512 datasheet to improve programming efficiency and to provide adequate margin for reliability. Before starting the programming the internal MARGIN MODE circuit is set in order to guarantee that each cell is programmed with enough margin. Then a sequence of 100µs program pulses are applied to each byte until a correct verify occurs. No overprogram pulses are applied since the verify in MARGIN MODE provides the necessary margin.

Program Inhibit

Programming of multiple M27V512s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including $\overline{G}V_{PP}$ of the parallel M27V512 may be common. A TTL low level pulse applied to a M27V512's \overline{E} input, with V_{PP} at 12.75V, will program that M27V512. A high level \overline{E} input inhibits the other M27V512s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL}. Data should be verified with t_{ELQV} after the falling edge of \overline{E} .

On-Board Programming

The M27V512 can be directly programmed in the application circuit. See the relevant Application Note AN620.

Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27V512. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0= V_{IH}) the device identifier code. For the STMicroelectronics M27V512, these two identifier bytes are given in Table 4 and can be readout on outputs Q0 to Q7. Note that the M27V512 and M27C512 have the same identifier bytes.


ERASURE OPERATION (applies for UV EPROM)

The erasure characteristics of the M27V512 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range.

Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V512 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V512 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V512 window to prevent unintentional erasure. The recommended erasure procedure for the M27V512 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu\text{W/cm}^2$ power rating. The M27V512 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure. cor



Table 12. Ordering Information Scheme




For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Cumh		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
А			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.17	1.42		0.046	0.056
С		0.22	0.31		0.009	0.012
D			38.10			1.500
E		15.40	15.80		0.606	0.622
E1		13.05	13.36		0.514	0.526
e1	2.54	-	-	0.100	_	-
e3	33.02	-	-	1.300	_	-
eA		16.17	18.32		0.637	0.721
L		3.18	4.10	, .B	0.125	0.161
S		1.52	2.49	A St	0.060	0.098
Ø	7.11	-	- 3	0.280	-	-
α		4°	15°	COT	4°	15°
N		28			28	

Table 13. FDIP28W - 28	oin Ceramic Frit-seal DIP	with window. Packa	ge Mechanical Data
		,	go moonanioai Bata

Figure 9. FDIP28W - 28 pin Ceramic Frit-seal DIP, with window, Package Outline




57

Drawing is not to scale.

Symb		mm			inches	
Symb	Тур	Min	Мах	Тур	Min	Max
А		-	5.08		-	0.200
A1		0.38	-		0.015	-
A2		3.56	4.06		0.140	0.160
В		0.38	0.51		0.015	0.020
B1	1.52	-	-	0.060	-	-
С		0.20	0.30		0.008	0.012
D		36.83	37.34		1.450	1.470
D2	33.02	-	-	1.300	-	-
E	15.24	-	-	0.600	-	-
E1		13.59	13.84		0.535	0.545
e1	2.54	-	-	0.100	-	-
eA	14.99	-	-	0.590	a –	-
eB		15.24	17.78	1.16	0.600	0.700
L		3.18	3.43	1 2 3	0.125	0.135
S		1.78	2.08	3	0.070	0.082
α		0°	10°	CO	0°	10°
N		28			28	-

Table 14. PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Mechanical Data


Figure 10. PDIP28 - 28 pin Plastic DIP, 600 mils width, Package Outline



Symb		mm			inches	nches		
Symb	Тур	Min	Мах	Тур	Min	Max		
А		2.54	3.56		0.100	0.140		
A1		1.52	2.41		0.060	0.095		
A2		-	0.38		_	0.015		
В		0.33	0.53		0.013	0.021		
B1		0.66	0.81		0.026	0.032		
D		12.32	12.57		0.485	0.495		
D1		11.35	11.56		0.447	0.455		
D2		9.91	10.92		0.390	0.430		
E		14.86	15.11		0.585	0.595		
E1		13.89	14.10		0.547	0.555		
E2		12.45	13.46		0.490	0.530		
е	1.27	-	-	0.050	-	-		
F		0.00	0.25		0.000	0.010		
R	0.89	-	_	0.035	75 -	-		
N		32		3: 3ª	32			
Nd		7	80	37	7			
Ne	9		13	9				
СР			0.10	C		0.004		

Table 15. PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular, Package Mechanical Data

Figure 11. PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular, Package Outline




57

Drawing is not to scale.

Sumh		mm		inches			
Symb	Тур	Min	Мах	Тур	Min	Max	
А			1.25			0.049	
A1			0.20			0.008	
A2		0.95	1.15		0.037	0.045	
В		0.17	0.27		0.007	0.011	
С		0.10	0.21		0.004	0.008	
D		13.20	13.60		0.520	0.535	
D1		11.70	11.90		0.461	0.469	
E		7.90	8.10		0.311	0.319	
е	0.55	-	-	0.022	_	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		28	•		28		
СР			0.10	3	70	0.004	
				. 8 x 13.4mm. F			

Table 16. TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4mm, Package Mechanical Data

Figure 12. TSOP28 - 28 lead Plastic Thin Small Outline, 8 x 13.4mm, Package Outline



Drawing is not to scale



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics (8) 1998 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

16/16

