

Dual Modulus Prescaler

These devices are two-modulus prescalers which will divide by 5 and 6, 8 and 9, and 10 and 11, respectively. A MECL-to-MTTL translator is provided to interface directly with the MC12014 Counter Control Logic. In addition, there is a buffered clock input and MECL bias voltage source.

- MC12009 480 MHz (÷ 5/6), MC12011 550 MHz (÷ 8/9), MC12013 550 MHz (÷ 10/11)
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- 5.0 or -5.2 V Operation*
- Buffered Clock Input Series Input RC Typ, 20 Ohms and 4 pF
- VBB Reference Voltage
- 310 Milliwatts (Typ)
 - * When using a 5.0 V supply, apply 5.0 V to Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), Pin 16 (V_{CC}), and ground Pin 8 (V_{EE}). When using –5.2 V supply, ground Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), and Pin 16 (V_{CC}) and apply –5.2 V to Pin 8 (V_{EE}). If the translator is not required, Pin 6 may be left open to conserve dc power drain.

MECL PLL COMPONENTS DUAL MODULUS PRESCALER

SEMICONDUCTOR TECHNICAL DATA



MAXIMUM RATINGS

Characteristic

Characteristic	Symbol	Rating	Unit							
(Ratings above which device life may be impaired)										
Power Supply Voltage (V _{CC} = 0)	VEE	-8.0	Vdc							
Input Voltage (VCC = 0)	V _{in}	0 to V _{EE}	Vdc							
Output Source Current Continuous Surge	IO	< 50 < 100	mAdc							
Storage Temperature Range	T _{stg}	-65 to +175	°C							

Cumbal

Dating


Hnit

(Recommended Maximum Ratings above which performance may be degraded)

Operating Temperature Range MC12009, MC12011, MC12013	T _A	-30 to +85	°C
DC Fan-Out (Note 1) (Gates and Flip-Flops)	n	70	_

NOTES: 1. AC fan-out is limited by desired system performance.

2. ESD data available upon request.



ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC12009P		
MC12011P	$T_A = -35^{\circ} \text{ to } +85^{\circ}\text{C}$	Plastic
MC12013P		

Figure 1. Logic Diagrams





Figure 2. Typical Frequency Synthesizer Application



ELECTRICAL CHARACTERISTICS (Supply Voltage = -5.2 V, unless otherwise noted.)

					Test L	imits			
		Pin Under	-3	0°C	+2	5°C	+8	5°C]
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	I _{CC1}	8	-88		-80		-80		mAdc
	I _{CC2}	6		5.2		5.2		5.2	mAdc
Input Current	linH1	15 11 12 13		375 375 375 375		250 250 250 250		250 250 250 250	μAdc
	l _{inH2}	4 5	1.7 1.7	6.0 6.0	2.0 2.0	6.0 6.0	2.0 2.0	6.4 6.4	mAdc
	l _{inH3}	5	0.7	3.0	1.0	3.0	1.0	3.6	
	linH4	9 10		100 100		100 100		100 100	μAdc
Leakage Current	linL1	15 11 12 13	-10 -10 -10 -10		-10 -10 -10 -10		-10 -10 -10 -10		μAdc
	l _{inL2}	9 10	-1.6 -1.6		-1.6 -1.6		-1.6 -1.6		mAdc
Reference Voltage	V _{BB}	14		- Te - Te	-1.360	1.160			Vdc
Logic '1' Output Voltage	VOH1 (Note 1)	2 3	-1.100 -1.100	-0.890 -0.890	-1.000 -1.000	-0.810 -0.810	-0.930 -0.930	-0.700 -0.700	Vdc
	V _{OH2}	7	-2.8	CO	-2.6		-2.4		
Logic '0' Output Voltage	V _{OL1} (Note 1)	2 3	-1.990 -1.990	-1.675 -1.675	-1.950 -1.950	-1.650 -1.650	-1.925 -1.925	-1.615 -1.615	Vdc
	V _{OL2}	7		-4.26		-4.40		-4.48	
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3	-1.120 -1.120		-1.020 -1.020		-0.950 -0.950		Vdc
Logic '0' Threshold Voltage	VOLA (Note 3)	2 3		-1.655 -1.655		-1.630 -1.630		-1.595 -1.595	Vdc
Short Circuit Current	los	7	-65	-20	-65	-20	-65	-20	mAdc

^{1.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to –2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same manner.

3

Clock Input

VIHmax

 V_{ILmin}

^{3.} In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS (Supply Voltage = -5.2 V, unless otherwise noted.) (continued)

Volts VIHmax VILmin VIHAmin VILAmax VIH VILH -30°C -0.890 -1.990 -1.205 -1.500 -2.8 -4.7 +25°C -0.810 -1.950 -1.105 -1.475 -2.8 -4.7 +85°C -0.700 -1.925 -1.035 -1.440 -2.8 -4.7	
-30°C	
+25°C	
+85°C	
Pin TEST VOLTAGE APPLIED TO PINS LISTED BELOW Under	
Under Under	Gnd
	Gnd
Characteristic Symbol Test V _{IHmax} V _{ILmin} V _{IHAmin} V _{ILAmax} V _{IH} V _{IL}	
Power Supply Drain Current ICC1 8	1,16
I _{CC2} 6 4 5	6
Input Current I _{inH1} 15 15 11 11 12 12 13 13 13 13	1,16 1,16 1,16 1,16
l _{inH2}	6 6
I _{inH3} 5 4 5	6
I _{inH4} 9 9 10	1,16 1,16
Leakage Current I _{inL1} 15 11 12 13 13 10 10 10 10 10 10	1,16 1,16 1,16 1,16
l _{inL2} 9 9 10	1,16 1,16
Reference Voltage V _{BB} 14	1,16
Logic '1' Output Voltage	
V _{OH2} 7 5 4	6
Logic '0' Output Voltage	
V _{OL2} 7 4 5	6
Logic '1' Threshold Voltage	1,16 1,16
Logic '0' Threshold Voltage	1,16 1,16
Short Circuit Current IOS 7 5 4 7	6

^{1.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and

3. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

Clock Input **VIHmax** v_{ILmin}

ground voltages must be maintained between tests. The clock input is the waveform shown.

2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS (Supply Voltage = -5.2 V, unless otherwise noted.) (continued)

				TEST V	OLTAGE/CU	RRENT VA	LUES		
				Volts			mA		
0	Test Temp	perature	V _{IHT}	V _{ILT}	VEE	L	l _{OL}	ІОН	
		−30°C	-3.2	-4.4	-5.2	-0.25	16	-0.40	
		+25°C	-3.2	-4.4	-5.2	-0.25	16	-0.40	
	+85°C	-3.2	-4.4	-5.2	-0.25	16	-0.40		
		Pin Under	TE	ST VOLTAGE	APPLIED 1	O PINS LIS	STED BELO	ow	
Characteristic	Symbol	Test	VIHT	VILT	VEE	IL	loL	Іон	Gnd
Power Supply Drain Current	I _{CC1}	8			8				1,16
	I _{CC2}	6			8				6
Input Current	linH1	15 11 12 13	9,10 9,10 9,10		8 8 8				1,16 1,16 1,16 1,16
	l _{inH2}	4 5			8 8				6
	linH3	5			8				6
	l _{inH4}	9 10			8 8				1,16 1,16
Leakage Current	l _{inL1}	15 11 12 13	18	多多	8,15 8,11 8,12 8,13				1,16 1,16 1,16 1,16
	linL2	9	N	1	8 8				1,16 1,16
Reference Voltage	V _{BB}	14			8	14			1,16
Logic '1' Output Voltage	VOH1 (Note 1.)	2 3			8 8				1,16 1,16
	V _{OH2}	7			8			7	6
Logic '0' Output Voltage	VOL1 (Note 1.)	2 3			8 8				1,16 1,16
	V _{OL2}	7			8		7		6
Logic '1' Threshold Voltage	VOHA (Note 2.)	2 3	9,10 9,10		8 8				1,16 1,16
Logic '0' Threshold Voltage	VOLA (Note 3.)	2 3		9,10 9,10	8 8				1,16 1,16
Short Circuit Current	los	7			8				6

^{1.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and

Clock Input **VIHmax V**ILmin

ground voltages must be maintained between tests. The clock input is the waveform shown.

2. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

^{3.} In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.)

					Test l	_imits			
		Pin Under	-3	0∘C	+2	5°C	+8	5°C	1
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ICC1	8	-88		-80		-80		mAdc
	I _{CC2}	6		5.2		5.2		5.2	mAdc
Input Current	linH1	15 11 12 13		375 375 375 375		250 250 250 250		250 250 250 250	μAdc
	l _{inH2}	4 5	1.7 1.7	6.0 6.0	2.0 2.0	6.0 6.0	2.0 2.0	6.4 6.4	mAdc
	l _{inH3}	5	0.7	3.0	1.0	3.0	1.0	3.6	
	linH4	9 10			100 100	100 100		100 100	μAdc
Leakage Current	l _{inL1}	15 11 12 13	-10 -10 -10 -10		-10 -10 -10 -10		-10 -10 -10 -10		μAdc
	linL2	9 10	-1.6 -1.6		-1.6 -1.6		-1.6 -1.6		mAdc
Reference Voltage	V _{BB}	14		- Te 3	3.67	3.87			Vdc
Logic '1' Output Voltage	VOH1 (Note 4.)	2 3	3.900 3.900	4. 11 0 4.110	4.000 4.000	4.190 4.190	4.070 4.070	4.300 4.300	Vdc
	V _{OH2}	7	2.4	CO.	2.6		2.8		
Logic '0' Output Voltage	VOL1 (Note 4.)	2 3	3.070 3.070	3.385 3.385	3.110 3.110	3.410 3.410	3.135 3.135	3.445 3.445	Vdc
	V _{OL2}	7		0.94		0.80		0.72	
Logic '1' Threshold Voltage	VOHA (Note 5.)	2 3	3.880 3.880		3.980 3.980		4.050 4.050		Vdc
Logic '0' Threshold Voltage	VOLA (Note 6.)	2 3		3.405 3.405		3.430 3.430		3.465 3.465	Vdc
Short Circuit Current	los	7	-65	-20	-65	-20	-65	-20	mAdc

^{4.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Clock Input

VIHmax

 V_{ILmin}

^{5.} In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

^{6.} In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)

Input Current					TEST V	OLTAGE/CU	IRRENT VA	LUES		
-30°C 44.110 43.070 43.795 43.500 42.4 40.5 42.5 40.5 44.190 43.110 43.895 43.525 42.4 40.5 44.500 43.135 43.965 43.560 42.4 40.5 40.5 44.190 43.110 43.895 43.560 42.4 40.5 40.5 44.190 43.110 43.895 43.560 42.4 40.5 40.5 44.190 43.110 43.895 43.560 42.4 40.5						Volt	S			
+25°C		Test Temp	perature	V _{IHmax}	V _{ILmin}	V _{IHAmin}	V _{ILAmax}	V _{IH}	V _{ILH}	
Symbol Pin Under Test ViHmax ViLmin ViLAmax ViH ViL ViEnd ViLMin ViLAmax ViHmax ViHmax ViLMin ViLAmax ViLMin V			−30°C	+4.110	+3.070	+3.795	+3.500	+2.4	+0.5	
Pin Under Test VILmin VILAmax VILMin			+25°C	+4.190	+3.110	+3.895	+3.525	+2.4	+0.5	
Characteristic Symbol Test VIHmax VILMin VIHMin VILMin VIHMin VIHM		+85°C				+3.965	+3.560	+2.4	+0.5	
Characteristic Symbol Test VIHmax VILmin VIHAmin VILAmax VIH VIL Gnd				TE	ST VOLTAGE	APPLIED	TO PINS LIS	TED BELC	w]
Input Current	Characteristic	Symbol		V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VIH	VIL	(VEE) Gnd
Input Current	Power Supply Drain Current	I _{CC1}	8							8
11		I _{CC2}	6	4	5					8
S S S S S S S S S S	Input Current	linH1	11 12	11 12						8 8
In In In In In In In In		l _{inH2}								1 1
Leakage Current IinL1 15		l _{inH3}	5	4	5	-0				8
InL2		linH4			26.	A PA				1 1
Reference Voltage	Leakage Current	l _{inL1}	11 12		多多	m.c				8,11 8,12
Logic '1' Output Voltage VOH1 2 11,12,13 9,10 8		l _{inL2}		2						
(Note 4.) 3 11,12,13 9,10 8	Reference Voltage	V _{BB}	14							8
Logic '0' Output Voltage VOL1 2 11,12,13 9,10 8 VOL2 7 4 5 8 Logic '1' Threshold Voltage VOHA 2 11,12,13 8	Logic '1' Output Voltage	VOH1 (Note 4.)								
(Note 4.) 3 11,12,13 9,10 8 VOL2 7 4 5 8 Logic '1' Threshold Voltage VOHA 2 11,12,13 8		V _{OH2}	7	5	4					8
Logic '1' Threshold Voltage VOHA 2 11,12,13 8	Logic '0' Output Voltage	VOL1 (Note 4.)								1 1
		V _{OL2}	7	4	5					8
(1.000 5.)	Logic '1' Threshold Voltage	VOHA (Note 5.)	2 3			11,12,13 11,12,13				8 8
Logic '0' Threshold Voltage	Logic '0' Threshold Voltage	VOLA (Note 6.)	1							
Short Circuit Current IOS 7 5 4 7 8	Short Circuit Current	los	7	5	4				7	8

^{4.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and

ground voltages must be maintained between tests. The clock input is the waveform shown.

5. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

6. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

Clock Input **VIHmax** v_{ILmin}

ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)

				TEST V	OLTAGE/CU	IRRENT VA	LUES		
				Volts			mA		
•	Test Temp	perature	V _{IHT}	V _{ILT}	vcc	L	l _{OL}	ІОН	
		-30°C	+2.0	+0.8	+5.0	-0.25	16	-0.40	
		+25°C	+2.0	+0.8	+5.0	-0.25	16	-0.40	
		+85°C	+2.0	+0.8	+5.0	-0.25	16	-0.40	
		Pin Under	TE	ST VOLTAGE	APPLIED 1	TO PINS LIS	STED BELO	ow],, ,
Characteristic	Symbol	Test	V _{IHT}	V _{ILT}	Vcc	IL	loL	Іон	(V _{EE}) Gnd
Power Supply Drain Current	I _{CC1}	8			1,16				8
	I _{CC2}	6			6				8
Input Current	linH1	15 11 12 13	9,10 9,10 9,10		1,16 1,16 1,16 1,16				8 8 8 8
	linH2	4 5			6 6				8 8
	l _{inH3}	5			6				8
	linH4	9 10			1, 1 6 1,16				8 8
Leakage Current	l _{inL1}	15 11 12 13	18	6 3 B	1,16 1,16 1,16 1,16				8,15 8,11 8,12 8,13
	l _{inL2}	9	N		1,16 1,16				8 8
Reference Voltage	V _{BB}	14			1,16	14			8
Logic '1' Output Voltage	VOH1 (Note 4.)	2 3			1,16 1,16				8 8
	V _{OH2}	7			6			7	8
Logic '0' Output Voltage	VOL1 (Note 4.)	2 3			1,16 1,16				8 8
	V _{OL2}	7			6		7		8
Logic '1' Threshold Voltage	VOHA (Note 5.)	2 3	9,10 9,10		1,16 1,16				8 8
Logic '0' Threshold Voltage	VOLA (Note 6.)	2 3		9,10 9,10	1,16 1,16				8 8
Short Circuit Current	los	7			6				8
						_			

^{4.} Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and

ground voltages must be maintained between tests. The clock input is the waveform shown.

5. In addition to meeting the output levels specified, the device must divide by 5, 8 or 10 during this test. The clock input is the waveform shown.

6. In addition to meeting the output levels specified, the device must divide by 6, 9 or 11 during this test. The clock input is the waveform shown.

Clock Input **VIHmax** v_{ILmin}

SWITCHING CHARACTERISTICS

		D:-			MC.	12009, N	MC1201	1, MC12	2013					TEST VO	LTAGES/	WAVEFOR	RMS APPLIE	D TO PINS	S LISTED I	BELOW:
		Pin Under		-30°C			+25°C			+85°C			Pulse	Pulse	ilse Pulse	e V _{IHmin}	VILmin	V _F	VEE	Vcc
Characteristic	Symbol	Test	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Gen.1	Gen.2	Gen.3	†	†	-3.0 V	-3.0 V	+2.0
Propagation Delay (See Figures 3 and 5)	t _{15+ 2+} t _{15+ 2-} t _{5+ 7+} t _{5- 7-}	2 2 7 7			8.1 7.5 8.4 6.5			8.1 7.5 8.1 6.5	-		8.9 8.2 8.9 7.1	ns 	15 15 A A				11,12,13 11,12,13 — —	9,10 9,10 — —	8 8 8	1,6,16 1,6,16 1,6,16 1,6,16
Setup Time (See Figures 4 and 5)	t _{setup1} t _{setup2}	11 9	5.0 5.0	_		5.0 5.0	_	-	5.0 5.0		_	ns ns	15 15	_	-		* 11,12,13	9,10	8 8	1,6,16 1,6,16
Release Time (See Figures 4 and 5)	t _{rel1} t _{rel2}	11 9	5.0 5.0	_	_	5.0 5.0	_	_	5.0 5.0	_	_	ns ns	15 15	_	-	_	* 11,12,13	9.10	8 8	1,6,16 1,6,16
Toggle Frequency (See Figure 6) MC12009: 5/6 MC12011: 8/9 MC12013: 10/11	f _{max}	2	440 500 500			480 550 550		_ _ _	440 500 500			MHz				11 11 11			8 8 8	16 16 16

^{*}Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type (i.e., MECL or MTTL).

	–30°C	+ 25°C	+ 85°C	
†V _{IHmin}	+1.03	+ 1.115	+1.20	Vdc
†V _{ILmin}	+ 0.175	+ 0.200	+ 0.235	Vdc

Figure 3. AC Voltage Waveforms




Figure 4. Setup and Release Time Waveforms





Figure 5. AC Test Circuit



10

Figure 6. Maximum Frequency Test Circuit





Figure 7. State Diagram



MC12009 MC12011 MC12013 APPLICATIONS INFORMATION

The primary application of these devices is as a high–speed variable modulus prescaler in the divide by N section of a phase–locked loop synthesizer used as the local oscillator of two–way radios.

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance.

In their basic form, these devices will divide by 5/6, 8/9, or 10/11. Division by 5, 8, or 10 occurs when any one or all

of the five gate inputs E1 through E5 are high. Division by 6, 9, or 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low). With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of the many configurations are shown below, only for the MC12013.




Figure 8. Divide By 10/11 (MC12013)

Figure 9. Divide By 20/21 (MC12013)





Figure 10. Divide By 40/41 (MC12013)


E4 and E5 are used rather than E1. With E1 + E2 + E3 = 0, operation remains as shown.



For ÷ 40 : E4 + E5 = 1 For ÷ 41 : E4 + E5 = 0

Termination resistors for MECL outputs are not shown, but are required except for the flip-flop driving the translator section.

OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54	BSC		
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10 °		
S	0.020	0.040	0.51	1.01		



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848 - http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

HOME PAGE: http://motorola.com/sps/



12009/D