
# **Analog Multiplexers** / **Demultiplexers**

The MC14067 multiplexer/demultiplexer is a digitally controlled analog switch featuring low ON resistance and very low leakage current. This device can be used in either digital or analog applications.

The MC14067 is a 16–channel multiplexer/demultiplexer with an inhibit and four binary control inputs A, B, C, and D. These control inputs select 1–of–16 channels by turning ON the appropriate analog switch (see MC14067 truth table.)

- Low OFF Leakage Current
- Matched Channel Resistance
- Low Quiescent Power Consumption
- Low Crosstalk Between Channels
- Wide Operating Voltage Range: 3 to 18 V
- Low Noise
- Pin for Pin Replacement for CD4067B



Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub>	Input Current (DC or Transient), per Control Pin	± 10	mA
I <sub>sw</sub>	Switch Through Current	± 25	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 2.)	500	mW
T <sub>A</sub>	Ambient Temperature Range	- 55 to + 125	°C
T <sub>stg</sub>	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.




# ON Semiconductor

http://onsemi.com

# MARKING DIAGRAMS



PDIP-24 P SUFFIX CASE 709





SOIC-24 DW SUFFIX CASE 751E A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

#### **ORDERING INFORMATION**


Device	Package	Shipping		
MC14067BCP	PDIP-24	15/Rail		
MC14067BDW	SOIC-24	30/Rail		
MC14067BDWR2	SOIC-24	1000/Tape & Reel		

# **MC14067 TRUTH TABLE**


	Control Inputs						
Α	В	С	D	Inh	Channel		
Х	Х	Х	Х	1	None		
0	0	0	0	0	X0		
1	0	0	0	0	X1		
0	1	0	0	0	X2		
1	1	0	0	0	Х3		
0	0	1	0	0	X4		
1	0	1	0	0	X5		
0	1	1	0	0	X6		
1	1	1	0	0	X7		
0	0	0	1	0	X8		
1	0	0	1	0	X9		
0	1	0	1	0	X10		
1	1	0	1	0	X11		
0	0	1	1	0	X12		
1	0	1	1	0	X13		
0	1	1	1	0	X14		
1	1	1	1	0	X15		



MC14067B 16-Channel Analog Multiplexer/Demultiplexer



# MC14067 FUNCTIONAL DIAGRAM



## **ELECTRICAL CHARACTERISTICS**

ELECTRICAL CHARAC				_ 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Max	Min	Typ (3.)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS					max		1,76	Max		mux	<b>0</b>
Power Supply Voltage Range	V <sub>DD</sub>	_	1000 10 133)	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	$ \begin{aligned} & \text{Control Inputs: V}_{\text{in}} = \\ & \text{V}_{\text{SS}} \text{ or V}_{\text{DD}}, \\ & \text{Switch I/O: V}_{\text{SS}} \leq \text{V}_{\text{I/O}} \leq \\ & \text{V}_{\text{DD}}, \text{ and} \\ & \Delta \text{V}_{\text{switch}} \leq 500 \text{ mV } (4.) \end{aligned} $		5.0 10 20		0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package	I <sub>D(AV)</sub>	5.0 10 15	T <sub>A</sub> = 25°C only (The channel component, (V <sub>in</sub> – V <sub>out</sub> )/R <sub>on</sub> , is not included.)		Typical	(	(0.07 μA/kHz (0.20 μA/kHz (0.36 μA/kHz	z) f + I <sub>DD</sub>	)		μА
CONTROL INPUTS — INHI											
Low-Level Input Voltage	V <sub>IL</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	V <sub>IH</sub>	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	-4	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		٧
Input Leakage Current	I <sub>in</sub>	15	$V_{in} = 0 \text{ or } V_{DD}$	_ <del>- 1</del> }k	± 0.1		±0.00001	± 0.1	_	1.0	μΑ
Input Capacitance	C <sub>in</sub>	_	3		7	150	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND C	OMMONS	OUT/II	<b>V — X, Y</b> (Voltages Reference	ced to \	/ <sub>SS</sub> )						
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	_	Channel On or Off	0	V <sub>DD</sub>	0	_	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>p-p</sub>
Recommended Static or Dynamic Voltage Across the Switch <sup>(4.)</sup> (Figure 1)	ΔV <sub>switch</sub>		Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V <sub>in</sub> = 0 V, No Load	_	_	_	10		_	_	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} ^{(4.)}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{ (Control), and } V_{in} \\ \text{ 0 to } V_{DD} \text{ (Switch)} \end{array}$		800 400 220		250 120 80	1050 500 280	_ _ _	1300 550 320	Ω
ΔΟΝ Resistance Between Any Two Channels in the Same Package	ΔR <sub>on</sub>	5.0 10 15		  -  -	70 50 45	  -  -	25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off–Channel Leakage Current (Figure 2)	l <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel		± 100		± 0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	_	Inhibit = V <sub>DD</sub>	_	_	_	10	_	_	_	pF
Capacitance, Common O/I	C <sub>O/I</sub>	_	Inhibit = V <sub>DD</sub> (MC14067B) (MC14097B)	_	_	_	100 60	_	_	_	pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>	_	Pins Not Adjacent Pins Adjacent		_		0.47	_	_	_	pF

Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV<sub>switch</sub>) > 600 mV ( > 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn; i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

# **ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub> - V <sub>SS</sub>	Typ <sup>(5.)</sup>	Max	Unit
Propagation Delay Times	<del></del>	Vuc	.,,,,		ns
Channel Input–to–Channel Output ( $R_1 = 200 \text{ k}\Omega$ )	t <sub>PLH</sub> , t <sub>PHL</sub>				113
MC14067B	(Figure 3)	5.0	35	90	
		10 15	15 12	40 30	
Control Innext to Channel Output		10	12	30	
Control Input–to–Channel Output Channel Turn–On Time ( $R_L = 10 \text{ k}\Omega$ )	t <sub>PZH</sub> , t <sub>PZL</sub>				ns
MC14067B	(Figure 4)	5.0	240	600	
		10	115	290	
		15	75	190	
Channel Turn–Off Time ( $R_L = 300 \text{ k}\Omega$ ) MC14067B	t <sub>PHZ</sub> , t <sub>PLZ</sub>				ns
WC14007B	(Figure 4)	5.0	250	625	
		10	120	300	
		15	75	190	
Any Pair of Address Inputs to Output	t <sub>PLH</sub> , t <sub>PHL</sub>				ns
MC14067B		5.0	280	700	
		10	115	290	
	4	15	85	215	
Second Harmonic Distortion	-36.3	10	0.3	_	%
$(R_L = 10 \text{ k}\Omega, f = 1 \text{ kHz}, V_{in} = 5 V_{p-p})$	5				
ON Channel Bandwidth	BW BW				MHz
[R <sub>L</sub> = 1 k $\Omega$ , V <sub>in</sub> = 1/2 (V <sub>DD</sub> - V <sub>SS</sub> ) <sub>p-p</sub> (sine-wave)] 20 Log10 (V <sub>out</sub> /V <sub>in</sub> ) = -3 dB MC14067B	(Figure 5)	10	15	_	
3 3 4 ( Ode III)	(Figure 3)				JD
Off Channel Feedthrough Attenuation $[R_L = 1 \text{ k}\Omega, V_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} - V_{\text{SS}})_{p-p} (\text{sine-wave})]$	_	10	<del>- 40</del>	_	dB
$f_{in} = 20 \text{ MHz} - \text{MC}14067B$	(Figure 5)				
Channel Separation	_	10	- 40	_	dB
$[R_L = 1 \text{ k}\Omega, V_{in} = 1/2 (V_{DD} - V_{SS})_{p-p} (sine-wave)]$					
f <sub>in</sub> = 20 MHz	(Figure 6)				
Crosstalk, Control Inputs–to–Common O/I	-	10	30	_	mV
(R1 = 1 kΩ, R <sub>L</sub> = 10 kΩ, Control t <sub>r</sub> = t <sub>f</sub> = 20 ns, Inhibit = V <sub>SS</sub> )	(Figure 7)				
5. Data labella d'Errillia and talance d'annier a sur annier a batis interes	1 (1.95.5.7)	( () (0)			

<sup>5.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1.  $\Delta V$  Across Switch




Figure 2. Off Channel Leakage




Figure 3. Propagation Delay Test Circuit and Waveforms  $\mathbf{V}_{\text{in}}$  to  $\mathbf{V}_{\text{out}}$ 




Figure 4. Turn-On and Delay Turn-Off Test Circuit and Waveforms

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control to Common O/I




Figure 8. Channel Resistance (R<sub>ON</sub>) Test Circuit




Figure 9. Propagation Delay, Any Pair of Address Inputs to Output

# TYPICAL RESISTANCE CHARACTERISTICS




Figure 10.  $V_{DD}$  = 7.5 V,  $V_{SS}$  = -7.5 V




Figure 11.  $V_{DD}$  = 5.0 V,  $V_{SS}$  = -5.0 V




Figure 12.  $V_{DD}$  = 2.5 V,  $V_{SS}$  = -2.5 V




Figure 13. Comparison at 25°C,  $V_{DD} = -V_{SS}$ 

## **APPLICATIONS INFORMATION**

Figure A illustrates use of the Analog Multiplexer/Demultiplexer. The 0–to–5 volt Digital Control signal is used to directly control a 5  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$  and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$  voltage is logic low. For the example.  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$  and  $V_{SS}$ . The analog voltage must swing neither higher than  $V_{DD}$  nor lower than  $V_{SS}$ . The example shows a 5  $V_{p-p}$ 

signal which allows no margin at either peak. If voltage transients above  $V_{DD}$  and/or below  $V_{SS}$  are anticipated on the analog channels, external diodes  $(D_x)$  are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between  $V_{DD}$  and  $V_{SS}$  is 18.0 volts. Most parameters are specified up to 15 V which is the recommended maximum difference between  $V_{DD}$  and  $V_{SS}$ .







Figure B. External Germanium or Schottky Clipping Diodes

## **PACKAGE DIMENSIONS**

PDIP-24 **P SUFFIX** CASE 709-02 ISSUE C








- NOTES:
  1. POSITIONAL TOLERANCE OF LEADS (D),
  SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM
  MATERIAL CONDITION, IN RELATION TO
- MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER. 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	31.37	32.13	1.235	1.265		
В	13.72	14.22	0.540	0.560		
С	3.94	5.08	0.155	0.200		
D	0.36	0.56	0.014	0.022		
F	1.02	1.52	0.040	0.060		
G	2.54	BSC	0.100 BSC			
Н	1.65	2.03	0.065	0.080		
J	0.20	0.38	0.008	0.015		
K	2.92	3.43	0.115	0.135		
L	15.24	BSC	0.600 BSC			
M	0 °	15°	0 °	15°		
N	0.51	1.02	0.020	0.040		

## PACKAGE DIMENSIONS

SOIC-24 **DW SUFFIX** CASE 751E-04 ISSUE É



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   2. CONTROLLING DIMENSION: MILLIMETER.
- 2. CONTROLLING DIMENSION: MILLIME LER.
  3. DIMENSIONS A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
  PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	15.25	15.54	0.601	0.612		
В	7.40	7.60	0.292	0.299		
С	2.35	2.65	0.093	0.104		
D	0.35	0.49	0.014	0.019		
F	0.41	0.90	0.016	0.035		
G	1.27	BSC	0.050	0.050 BSC		
J	0.23	0.32	0.009	0.013		
K	0.13	0.29	0.005	0.011		
M	0°	8°	0 °	8°		
Р	10.05	10.55	0.395	0.415		
R	0.25	0.75	0.010 0.029			



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)
Email: ONlit–french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time) Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

**Phone**: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.