Power Factor Controllers

The MC34261/MC33261 are active power factor controllers specifically designed for use as a preconverter in electronic ballast and in off–line power converter applications. These integrated circuits feature an internal startup timer, a one quadrant multiplier for near unity power factor, zero current detector to ensure critical conduction operation, high gain error amplifier, trimmed internal bandgap reference, current sensing comparator, and a totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input undervoltage lockout with hysteresis, cycle-by-cycle current limiting, and a latch for single pulse metering. These devices are available in dual-in-line and surface mount plastic packages.

- Internal Startup Timer
- One Quadrant Multiplier
- Zero Current Detector
- Trimmed 2% Internal Bandgap Reference
- Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- Pinout Equivalent to the SG3561
- Functional Equivalent to the TDA4817



ON Semiconductor®

http://onsemi.com

POWER FACTOR CONTROLLERS SEMICONDUCTOR TECHNICAL DATA


> D SUFFIX PLASTIC PACKAGE CASE 751 (SO-8)

SUFFIX


CASE 626

ASTIC PACKAGE

Simplified Block Diagram



PIN CONNECTIONS



8 V_{CC}
7 Drive Output
6 Gnd
5 Zero Current

Detect Input

(Top View)

ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC34261D	$T_{\Delta} = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	SO-8
MC34261P	1 _A = 0 10 + 70 0	Plastic DIP
MC33261D	$T_{A} = -40^{\circ} \text{ to } +85^{\circ}\text{C}$	SO-8
MC33261P	TA = -40 10 +03 0	Plastic DIP

CE IS OF

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	30	mA
Output Current, Source or Sink (Note 1)	Ι _Ο	500	mA
Current Sense, Multiplier, and Voltage Feedback Inputs	V _{in}	-1.0 to 10	V
Zero Current Detect Input High State Forward Current Low State Reverse Current	l _{in}	50 -10	mA
Power Dissipation and Thermal Characteristics P Suffix, Plastic Package Case 626 Maximum Power Dissipation @ $T_A = 70^{\circ}C$ Thermal Resistance, Junction-to-Air D Suffix, Plastic Package Case 626 Maximum Power Dissipation @ $T_A = 70^{\circ}C$ Thermal Resistance, Junction-to-Air	Ρ _D R _{θJA} P _D R _{θJA}	800 100 450 178	mW °C/W mW °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature (Note 3) MC34261 MC33261	T _A	0 to +70 -40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C


ELECTRICAL CHARACTERISTICS ($V_{CC} = 12 V$, for typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)


Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER					
Voltage Feedback Input Threshold $T_A = 25^{\circ}C$ $T_A = T_{low}$ to T_{high} (V _{CC} = 12 V to 28 V)	VFB	2.465 2.44	2.5	2.535 2.54	V
Line Regulation (V_{CC} = 12 V to 28 V, T_A = 25°C)	Reg _{line}		1.0	10	mV
Input Bias Current (V _{FB} = 0 V)	IIB	-	-0.3	-1.0	μΑ
Open Loop Voltage Gain	Avol	65	85	_	dB
Gain Bandwidth Product (T _A = 25°C)	GBW	0.7	1.0	-	MHz
Output Source Current (V _O = 4.0 V, V _{FB} = 2.3 V)	ISource	0.25	0.5	0.75	mA
Output Voltage Swing High State (I _{Source} = 0.2 mA, V _{FB} = 2.3 V) Low State (I _{Sink} = 0.4 mA, V _{FB} = 2.7 V)	V _{OH} V _{OL}	5.0 _	5.7 2.1	_ 2.44	V
Dynamic Input Voltage Range Multiplier Input (Pin 3) Compensation (Pin 2)	V _{Pin 3} V _{Pin 2}	0 to 2.5 V _{FB} to (V _{FB} + 1.0)	0 to 3.5 V _{FB} to (V _{FB} + 1.5)		V
Input Bias Current (V _{FB} = 0 V)	I _{IB}	-	-0.3	-1.0	μΑ
Multiplier Gain (V _{Pin 3} = 0.5 V, V _{Pin 2} = V _{FB} + 1.0 V) (Note 2)	К	0.4	0.62	0.8	1/V
ZERO CURRENT DETECTOR	•				
Input Threshold Voltage (Vin Increasing)	V _{th}	1.3	1.6	1.8	V
Hysteresis (V _{in} Decreasing)	V _H	40	110	200	mV
Input Clamp Voltage High State (I _{DET} = 3.0 mA) Low State (I _{DET} = -3.0 mA)	V _{IH} V _{IL}	6.1 0.3	6.7 0.7	_ 1.0	V


NOTES: 1. Maximum package power dissipation limits must be observed. 2. $K = \frac{\text{Pin 4 Threshold Voltage}}{\text{V}_{\text{Pin 3}}(\text{V}_{\text{Pin 2}} - \text{V}_{\text{FB}})}$ 3. $T_{\text{low}} = 0^{\circ}\text{C for MC34261} \qquad T_{\text{high}} = +70^{\circ}\text{C for MC34261} = +85^{\circ}\text{C for MC33261}$

ELECTRICAL CHARACTERISTICS ($V_{CC} = 12 V$, for typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Uni
CURRENT SENSE COMPARATOR	<u> </u>		1	1	-
Input Bias Current (V _{Pin 4} = 0 V)	I _{IB}	-	-0.5	-2.0	μA
Input Offset Voltage (V _{Pin 2} = 1.1 V, V _{Pin 3} = 0 V)	V _{IO}	-	3.5	15	mV
Delay to Output	t _{PHL} (in/out)	-	200	400	ns
DRIVE OUTPUT					
Output Voltage ($V_{CC} = 12 V$)	Ň		0.0	0.0	V
Low State (I _{Sink} = 20 mA) (I _{Sink} = 200 mA)	V _{OL}	_ 1.8	0.3 2.4	0.8 3.3	
High State (I _{Source} = 20 mA)	V _{OH}	9.8	10.3	-	
(I _{Source} = 200 mA)		7.8	8.3	8.8	
Output Voltage (V _{CC} = 30 V)	V _{O(max)}				V
High State (I _{Source} = 20 mA, C _L = 15 pF)		14	16	18	
Output Voltage Rise Time (C _L = 1.0 nF)	t _r		50	120	ns
Output Voltage Fall Time (C _L = 1.0 nF)	tí	-	50	120	ns
Output Voltage with UVLO Activated (V_{CC} = 7.0 V, I_{Sink} = 1.0 mA)	V _{OH(UVLO)}	-	0.2	0.8	V
ESTART TIMER			J.		1
Restart Time Delay	t _{DLY}	150	400	-	μs
NDERVOLTAGE LOCKOUT	74 3				
Startup Threshold (V _{CC} Increasing)	V _{th}	9.2	10.0	10.8	V
Minimum Operating Voltage After Turn-On (V _{CC} Decreasing)	VShutdown	7.0	8.0	9.0	V
Hysteresis	VH	1.75	2.0	2.5	V
OTAL DEVICE	C C				
Power Supply Current	Icc				mA
Startup (V _{CC} = 7.0 V)	2		0.3	0.5	
Operating Dynamic Operating (50 kHz, C _L = 1.0 nF)	0	_	7.1 9.0	12 20	
Power Supply Zener Voltage	V _z O	30	36		v
OTES: 1. Maximum package power dissipation limits must be observed.					
Pin 4 Threshold Voltage					
2. K = V _{Pin 3} (V _{Pin 2} - V _{FB})					
3. $T_{low} = -0^{\circ}C$ for MC34261 = -40^{\circ}C for MC33261 Thigh = +70^{\circ}C for MC33261 = +85^{\circ}C for MC33261					
Figure 1. Current Sense Input Threshold versus Multiplier Input	Figu		nt Sense Inp Multiplier I		ola
	0.16	Veroue			
AGGE	0.10				
2.5	0.14				\mathbb{X}
2.5 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0	0.12				
2.0 VPin ² ANV	0.10		+		
1.5 <u></u>	0.08		VPin	4.5V	\checkmark
1.5 1.0 1.0	0.06			Pm2 [±] 4.0V	51
	0.00			V Pin 2 [±]	
	0.04			V Pin 2 = 3.0	V
0.5 $V_{Pin}2^{=3.0V}$				$1 \sqrt{n} \ln 2^{-0.0}$	
0.5 V pin 2 = 3.0 V V pin 2 = V FB	0.02				
0.5 0 V pin 2 = 3.0 V V pin 2 = VFB	0.02				
VPin 2= VFB	0.02 0 3 -0.02 -0.12 -0.	08 -0.04	0		2 ^{= V} FB







FUNCTIONAL DESCRIPTION

Introduction

Most electronic ballasts and switching power supplies use a bridge rectifier and a filter capacitor to derive raw dc voltage from the utility ac line. This simple rectifying circuit draws power from the line when the instantaneous ac voltage exceeds the capacitor's voltage. This occurs near the line voltage peak and results in a high charge current spike. Since power is only taken near the line voltage peaks, the resulting spikes of current are extremely nonsinusoidal with a high content of harmonics. This results in a poor power factor condition where the apparent input power is much higher than the real power.

The MC34261, MC33261 are high performance, critical conduction, current mode power factor controllers specifically designed for use in off-line active preconverters. These devices provide the necessary features required to significantly enhance poor power factor loads by keeping the ac line current sinusoidal and in phase with the line voltage. With proper control of the preconverter, almost any complex load can be made to appear resistive to the ac line, thus significantly reducing the harmonic current content.

Operating Description

The MC34261, MC33261 contains many of the building blocks and protection features that are employed in modern high performance current mode power supply controllers. There are, however, two areas where there is a major difference when compared to popular devices such as the UC3842 series. Referring to the block diagram in Figure 15, note that a multiplier has been added to the current sense loop and that this device does not contain an oscillator. A description of each of the functional blocks is given below.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 85 dB, and a unity gain bandwidth of 1.0 MHz with 58° of phase margin (Figure 4). The noninverting input is internally biased at 2.5 V ±2.0% and is not pinned out. The output voltage of the power factor converter is typically divided down and monitored by the inverting input. The maximum input bias current is -1.0 µA which can cause an output voltage error that is equal to the product of the input bias current and the value of the upper divider resistor R₂. The Error Amp Output is internally connected to the Multiplier and is pinned out (Pin 2) for external loop compensation. Typically, the bandwidth is set below 20 Hz, so that the Error Amp output voltage is relatively constant over a given ac line cycle. The output stage consists of a 500 µA current source pull-up with a Darlington transistor pull-down. It is capable of swinging from 2.1 V to 5.7 V, assuring that the Multiplier can be driven over its entire dynamic range.

Multiplier

A single quadrant, two input multiplier is the critical element that enables this device to control power factor. The ac haversines are monitored at Pin 3 with respect to ground while the Error Amp output at Pin 2 is monitored with respect to the Voltage Feedback Input threshold. A graph of the Multiplier transfer curve is shown in Figure 1. Note that both inputs are extremely linear over a wide dynamic range, 0 V to 3.2 V for the Multiplier input (Pin 3), and 2.5 V to 4.0 V for the Error Amp output (Pin 2). The Multiplier output controls the Current Sense Comparator threshold (Pin 4) as the ac voltage traverses sinusoidally from zero to peak line. This has the effect of forcing the MOSFET peak current to track the input line voltage, thus making the preconverter load appear to be resistive.

Pin 4 Threshold $\approx 0.62(V_{Pin 2} - V_{FB})V_{Pin 3}$

Zero Current Detector

The MC34261 operates as a critical conduction current mode controller, whereby output switch conduction is initiated by the Zero Current Detector and terminated when the peak inductor current reaches the threshold level established by the Multiplier output. The Zero Current Detector initiates the next on-time by setting the RS Latch at the instant the inductor current reaches zero. This critical conduction mode of operation has two significant benefits. First, since the MOSFET cannot turn on until the inductor current reaches zero, the output rectifier's reverse recovery time becomes less critical allowing the use of an inexpensive rectifier. Second, since there are no deadtime gaps between cycles, the ac line current is continuous thus limiting the peak switch to twice the average input current.

The Zero Current Detector indirectly senses the inductor current by monitoring when the auxiliary winding voltage falls below 1.6 V. To prevent false tripping, 110 mV of hysteresis is provided. The Zero Current Detector input is internally protected by two clamps. The upper 6.7 V clamp prevents input overvoltage breakdown while the lower 0.7 V clamp prevents substrate injection. Device destruction can result if this input is shorted to ground. An external resistor must be used in series with the auxiliary winding to limit the current through the clamps.

Current Sense Comparator and RS Latch

The Current Sense Comparator RS Latch configuration ensures that only a single pulse appears at the Drive Output during a given cycle. The inductor current is converted to a voltage by inserting a ground referenced sense resistor R_9 in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input and compared to the Multiplier output voltage. The peak inductor current is controlled by the threshold voltage of Pin 4 where:

$$l_{pk} = \frac{Pin \ 4 \ Threshold}{R_9}$$

With the component values shown in Figure 16, the Current Sense Comparator threshold, at the peak of the haversine varies from 1.1 V at 90 Vac to 100 mV at 268 Vac. The Current Sense Input to Drive Output propagation delay is typically 200 ns.

Timer

A watchdog timer function was added to the IC to eliminate the need for an external oscillator when used in stand alone applications. The Timer provides a means to automatically start or restart the preconverter if the Drive Output has been off for more than 400 μ s after the inductor current reaches zero.

Undervoltage Lockout

An Undervoltage Lockout comparator guarantees that the IC is fully functional before enabling the output stage. The positive power supply terminal (V_{CC}) is monitored by the UVLO comparator with the upper threshold set at 10 V and the lower threshold at 8.0 V (Figure 14). In the standby mode, with V_{CC} at 7.0 V, the required supply current is less than 0.5 mA (Figure 13). This hysteresis and low startup current allow the implementation of efficient bootstrap startup techniques, making these devices ideally suited for

wide input range off line preconverter applications. An internal 36 V clamp has been added from V_{CC} to ground to protect the IC and capacitor C_5 from an overvoltage condition. This feature is desirable if external circuitry is used to delay the startup of the preconverter.

Output

The MC34261/MC33261 contain a single totem pole output stage specifically designed for direct drive of power MOSFETs. The Drive Output is capable of up to ±500 mA peak current with a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Drive Output in a sinking mode whenever the Undervoltage Lockout is active. This characteristic eliminates the need for an external gate pull-down resistor. The totem pole output has been optimized to minimize cross conduction current during high speed operation. The addition of two 10 Ω resistors, one in series with the source output transistor and one in series with the sink output transistor, reduces the cross conduction current, as shown in Figure 12. A 16 V clamp has been incorporated into the output stage to limit the high state V_{OH}. This prevents rupture of the MOSFET gate when V_{CC} exceeds 20 V.

Notes	Calculation	Formula
Calculate the maximum required output power.	Required Converter Output Power	$P_0 = V_0 I_0$
Calculated at the minimum required ac line for regula- tion. Let the efficiency n = 0.95.	Peak Inductor Current	$I_{L(pk)} = \frac{2\sqrt{2}P_{O}}{\eta Vac_{(LL)}}$
Let the switching cycle t = 20 µs.	Inductance	$L = \frac{2t \left(\frac{V_O}{\sqrt{2}} - Vac\right) Vac^2}{V_O Vac_{(LL)} I_{L(pk)}}$
In theory the on-time t_{on} is constant. In practice t_{on} tends to increase at the ac line zero crossings due to the charge on capacitor C_6 .	Switch On-Time	$t_{on} = \frac{2 P_O L}{\eta Vac^2}$
The off-time t_{off} is greatest at peak ac line and approaches zero at the ac line zero crossings. Theta (θ) represents the angle of the ac line voltage.	Switch Off-Time	$t_{off} = \frac{t_{on}}{\frac{V_{O}}{\sqrt{2} \text{ Vac } \text{Sin } \theta }} - 1$
The minimum switching frequency occurs at peak ac line and increases as t _{off} decreases.	Switching Frequency	$f = \frac{1}{t_{on} + t_{off}}$
Set the current sense threshold V_{CS} to 1.0 V for universal input (85 Vac to 265 Vac) operation and to 0.5 V for fixed input (92 Vac to 138 Vac, or 184 to 276 Vac) operation.	Peak Switch Current	$R_9 = \frac{V_{CS}}{I_{L(pk)}}$
Set the multiplier input voltage V_M to 3.0 V at high line. Empirically adjust V_M for the lowest distortion over the ac line range while guaranteeing startup at minimum line.	Multiplier Input Voltage	$V_{M} = \frac{Vac \sqrt{2}}{\left(\frac{R_{7}}{R_{3}} + 1\right)}$
The $I_{IB}R_1$ error term can be minimized with a divider current in excess of 100 $\mu A.$	Converter Output Voltage	$V_{O} = V_{ref} \left(\frac{R_{2}}{R_{1}} + 1\right) - I_{IB} R_{2}$
The bandwidth is typically set to 20 Hz for minimum output ripple over the ac line haversine.	Error Amplifier Bandwidth	$BW = \frac{1}{2 \pi \frac{R_1 R_2}{R_1 + R_2} C_1}$

Table 1. Design Equations


The following converter characteristics must be chosen:

V_O - Desired output voltage Vac - AC RMS line voltage

I_O – Desired output current

Vac_(LL) - AC RMS low line voltage

Figure 15. 80 W Power Factor Controller



	AC Line Input							D	D	C Outpu	t	
	Current Harmonic Distortion (%)											
V _{rms}	Pin	PF	THD	2	3	5	7	V _{O(pp)}	V_{O}	Ι _Ο	Po	n(%)
90	85.6	-0.998	2.4	0.11	0.52	1.3	0.67	10.0	230	0.350	80.5	94.0
100	85.1	-0.997	5.0	0.13	1.7	2.4	1.4	10.1	230	0.350	80.5	94.6
110	84.8	-0.997	5.3	0.12	2.5	2.6	1.5	10.2	230	0.350	80.5	94.9
120	84.5	-0.997	5.8	0.12	3.2	2.7	1.4	10.2	230	0.350	80.5	95.3
130	84.2	-0.996	6.6	0.12	4.0	2.8	1.5	10.2	230	0.350	80.5	95.6
138	84.1	-0.995	7.2	0.13	4.5	3.0	1.6	10.2	230	0.350	80.5	95.7

Power Factor Controller Test Data

This data was taken with the test set-up shown in Figure 17.

T = Coilcraft N2881–A Primary: 62 turns of # 22 AWG Secondary: 5 turns of # 22 AWG Core: Coilcraft PT2510, EE 25

Gap: 0.072" total for a primary inductance of 320 μH

Heatsink = AAVID Engineering Inc. 5903B, or 5930B




Figure 16. 175 W Universal Input Power Factor Controller

Power Factor Controller Test Data

			AC Lin	e Input		CV.		~	D	C Outpu	t	
			Current Harmonic Distortion (%)									
V _{rms}	P _{in}	PF	THD	2	3	5	7	V _{O(pp)}	Vo	Ι _Ο	Po	n(%)
90	187.5	-0.998	2.0	0.10	0.98	0.90	0.78	8.0	400.7	0.436	174.7	93.2
120	184.6	-0.997	1.8	0.09	1.3	1.3	0.93	8.0	400.7	0.436	174.7	94.6
138	183.6	-0.997	2.3	0.05	1.6	1.5	1.0	8.0	400.7	0.436	174.7	95.2
180	181.0	-0.995	4.3	0.16	2.5	2.0	1.2	8.0	400.6	0.436	174.7	95.6
240	179.3	-0.993	6.0	0.08	3.7	2.7	1.4	8.0	400.6	0.436	174.7	97.4
268	178.6	-0.992	6.7	0.16	2.8	3.7	1.7	8.0	400.6	0.436	174.7	97.8

This data was taken with the test set-up shown in Figure 17.

T = Coilcraft N2880-A

Primary: 78 turns of # 16 AWG Secondary: 6 turns of # 18 AWG Core: Coilcraft PT4215, EE 42–15

Figure 17. Power Factor Test Set-Up







Figure 20. Printed Circuit Board and Component Layout (Circuits of Figures 15 and 16)



OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product cate a stuation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative