Order this document by MC34080/D

High Slew Rate, Wide Bandwidth, JFET Input **Operational Amplifiers**

These devices are a new generation of high speed JFET input monolithic operational amplifiers. Innovative design concepts along with JFET technology provide wide gain bandwidth product and high slew rate. Well–matched JFET input devices and advanced trim techniques ensure low input offset errors and bias currents. The all NPN output stage features large output voltage swing, no deadband crossover distortion, high capacitive drive capability, excellent phase and gain margins, low open loop output impedance, and symmetrical source/sink AC frequency response.

This series of devices is available in fully compensated or decompensated (A_{VCI} ≤2) and is specified over a commercial temperature range. They are pin compatible with existing Industry standard operational amplifiers, and allow the designer to easily upgrade the performance of existing designs.

- Wide Gain Bandwidth: 8.0 MHz for Fully Compensated Devices 16 MHz for Decompensated Devices
- High Slew Rate: 25 V/µs for Fully Compensated Devices 50 V/us for Decompensated Devices
- High Input Impedance: $10^{12}\Omega$
- Input Offset Voltage: 0.5 mV Maximum (Single Amplifier)
- Large Output Voltage Swing: -14.7 V to +14 V for $V_{\text{CC}}/V_{\text{FF}} = \pm 15$ V
- Low Open Loop Output Impedance: 30 Ω @ 1.0 MHz
- Low THD Distortion: 0.01%
- Excellent Phase/Gain Margins: 55°/7.6 dB for Fully Compensated Devices

ORDERING INFORMATION

MC34080 thru MC34085

HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERS

MAXIMUM RATINGS

NOTES: 1. Either or both input voltages must not exceed the magnitude of V_{CC} or V_{EE}.
2. Power dissipation must be considered to ensure maximum junction temperature

 (T_J) is not exceeded.

*Pins 1 & 5 (MC34080,081) should not be directly grounded or connected to V_{CC} .

MC34084 +70°C for MC34084

0°C for MC34085 +70°C for MC34085 4. See application information for typical changes in input offset voltage due to solderability and temperature cycling.

5. Limits at T_A = +25°C are guaranteed by high temperature (T_{high}) testing.

^{3.} Tlow = 0°C for MC34080B Thigh = +70°C for MC34080B 0°C for MC34081B +70°C for MC34081B

Figure 2. Input Bias Current versus Temperature

VEE

0 4.0 8.0 12 16 I_I, LOAD CURRENT (±mA)

Sink

–3.0

1.0

 $0\frac{E}{0}$

Figure 8. Output Short Circuit Current versus Temperature

300 3.0 k 30 k 300 k R_l , LOAD RESISTANCE TO GROUND (Ω)

VEE

2.0

1.0

 $0\frac{L}{300}$

Figure 9. Output Impedance versus Frequency Figure 10. Output Impedance versus Frequency 80 80 $VCC/VEE = ± 15 V$ Τ $V_{CM} = 0$ Z , OUTPUT IMPEDANCE () O Z , OUTPUT IMPEDANCE () O $V_O = 0$ Ω Ω 60 60 Δ IO = ±0.5 mA $T_A = 25^{\circ}$ C **Compensated** Units Only 40 40 20 20 A $_{\rm V}$ = 1.0 $\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$ $Ay = 1000$ \rightarrow Ay = 100 10 $0 \nightharpoonup$
1.0 k 0 $-$
1.0 k 1.0 k 10 k 100 k 100 M 10 M f, FREQUENCY (Hz)

Figure 11. Output Voltage Swing versus Frequency Figure 12. Output Distortion versus Frequency 28 0.5 | ||||||
A_V = 1000 V CC $/$ VFF = \pm 15 V 24 TIII V_O, OUTPUT VOLTAGE SWING (V_{PP}) CACK ON ASSOCIATE STATES OF A STATE STATES OF SAMPLE STATES OF SAMPLE STATES OF SAMPLE STATES OF SAMPLE STATES RL = 2.0 k THD = 1.0% $\prod\limits$ THD, OUTPUT DISTORTION (%) THD, OUTPUT DISTORTION (%) \mathbf{I} 0.4 $\overline{+\hspace{-.1em}+\hspace{-.1em}+\hspace{-.1em}+\hspace{-.1em}+\hspace{-.1em}}$ ╥ $T_A = 25^{\circ}C$ 20 $\rm{VCC/VEE}$ = \pm 15 V Compensated V_{\bigcirc} = 2.0 V_{pp} $R_L = 2.0 k$ Units $Ay = +1.0$ 0.3 16 Decompensated
Units $Av = -1.0$ TA = 25°^C *Compensated $Units$ Av Т 12 0.2 Units Only \mathbf{I} $+$ A_V = 100 \mathbf{I} 8.0 П 0.1 Τ $Ay = 10$ 4.0 ₩ Τ TП $\frac{24.0^{*}}{1.0^{*}}$ TITI $0\frac{L}{10 k}$ $0\frac{L}{10}$ 10 k 100 k 1.0 M 10 M 10 100 1.0 k 10 k 100 k f, FREQUENCY (Hz) f, FREQUENCY (Hz)

 6 MOTOROLA ANALOG IC DEVICE DATA

Figure 16. Open Loop Voltage Gain and Phase versus Frequency

Figure 17. Normalized Gain Bandwidth Product versus Temperature

Figure 19. Phase Margin versus Load Capacitance

10 \Box <code>V</sup>CC N EE = \pm 15 V</code> Compensated R_L = 2.0 k to ∞ Units $A_V = +1.0$ 8.0 Δ V $_{\bigodot}$ = 100 mV $_{\bigodot}$ Am, GAIN MARGIN (dB) A , GAIN MARGIN (dB) m VO = –10 V to +10 V $\widetilde{T_A} = 25^{\circ} \widetilde{C}$ 6.0 4.0 $\mathbb N$ Decompensated 2.0 Units $Ay = +2.0$ 0 ₁₀ 10 100 10 k C_I, LOAD CAPACITANCE (pF)

Figure 20. Gain Margin versus Load Capacitance Figure 21. Phase Margin versus Temperature

Figure 23. Normalized Slew Rate versus Temperature

MC34084 Transient Response

A $V = +1.0$, R_L = 2.0 k, V_{CC}/V_{EE} = ±15 V, T_A = 25°C

–55 –25 0 25 50 75 100 125 TA, AMBIENT TEMPERATURE (°C)

120 100 CHANNEL SEPERATION (dB) CHANNEL SEPERATION (dB) 80 60 Ш $\perp \parallel \perp \parallel$ \Box 40 <code>V</sup>CC N EE = \pm 15 V</code> 20 T_A = 25°C Ш \mathbf{r} $0\frac{L}{10 k}$ 10 k 100 k 1.0 M 10 M f, FREQUENCY (Hz)

Figure 32. Channel Separation versus Frequency Figure 33. Spectral Noise Density

APPLICATIONS INFORMATION

The bandwidth and slew rate of the MC34080 series is nearly double that of currently available general purpose JFET op–amps. This improvement in AC performance is due to the P–channel JFET differential input stage driving a compensated miller integration amplifier in conjunction with an all NPN output stage.

The all NPN output stage offers unique advantages over the more conventional NPN/PNP transistor Class AB output stage. With a 10 k load resistance, the op amp can typically swing within 1.0 V of the positive rail (V_{CC}), and within 0.3 V of the negative rail (V_{EE}), providing a 28.7 p-p swing from ±15 V supplies. This large output swing becomes most noticeable at lower supply voltages. If the load resistance is referenced to V_{CC} instead of ground, the maximum possible output swing can be achieved for a given supply voltage. For light load currents, the load resistance will pull the output to V_{CC} during the positive swing and the NPN output transistor will pull the output very near VEE during the negative swing. The load resistance value should be much less than that of the feedback resistance to maximize pull–up capability.

The all NPN transistor output stage is also inherently fast, contributing to the operation amplifier's high gain–bandwidth product and fast settling time. The associated high frequency output impedance is 50 Ω (typical) at 8.0 MHz. This allows driving capacitive loads from 0 pF to 300 pF without oscillations over the military temperature range, and over the full range of output swing. The 55°C phase margin and 7.6 dB gain margin as well as the general gain and phase characteristics are virtually independent of the sink/source output swing conditions. The high frequency characteristics of the MC34080 series is especially useful for active filter applications.

The common mode input range is from 2.0 V below the positive rail (V_{CC}) to 4.0 V above the negative rail (V_{EE}). The amplifier remains active if the inputs are biased at the positive rail. This may be useful for some applications in that single supply operation is possible with a single negative supply. However, a degradation of offset voltage and voltage gain may result.

Phase reversal does not occur if either the inverting or noninverting input (or both) exceeds the positive common mode limit. If either input (or both) exceeds the negative common mode limit, the output will be in the high state. The

input stage also allows a differential up to \pm 44 V, provided the maximum input voltage range is not exceeded. The supply voltage operating range is from ± 5.0 V to ± 22 V.

For optimum frequency performance and stability, careful component placement and printed circuit board layout should be exercised. For example, long unshielded input or output leads may result in unwanted input–output coupling. In order to reduce the input capacitance, resistors connected to the input pins should be physically close to these pins. This not only minimizes the input pole for optimum frequency response, but also minimizes extraneous "pickup" at this node.

Supply decoupling with adequate capacitance close to the supply pin is also important, particularly over temperature, since many types of decoupling capacitors exhibit large impedance changes over temperature.

Primarily due to the JFET inputs of the op amp, the input offset voltage may change due to temperature cycling and board soldering. After 20 temperature cycles $(-55°)$ to 165°C), the typical standard deviation for input offset voltage is 559 μ V in the plastic packages. With respect to board soldering (260°C, 10 seconds), the typical standard deviation for input offset voltage is $525 \mu V$ in the plastic package. Socketed devices should be used over a minimal temperature range for optimum input offset voltage performance. ١ó

Figure 34. Offset Nulling Circuit

OUTLINE DIMENSIONS

OUTLINE DIMENSIONS

NOTES

NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor d specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution: P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 **ASIA/PACIFIC**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

