




# SYNCHRONOUS PRESETTABLE BINARY COUNTER

The MC74F161A and MC74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz

## CONNECTION DIAGRAM




## FUNCTION TABLE

SR	PE	CET	CEP	ACTION ON THE RISING CLOCK EDGE (↑)
L	X	X	X	Reset (Clear)
H	L	X	X	Load (P <sub>n</sub> Q <sub>n</sub> )
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)


H = HIGH Voltage Level; L = LOW Voltage Level; X = Don't Care

## STATE DIAGRAM




**MC74F161A**  
**MC74F163A**


**SYNCHRONOUS PRESETTABLE BINARY COUNTER**  
**FAST™ SHOTTKY TTL**



**J SUFFIX**  
CERAMIC  
CASE 620-09



**N SUFFIX**  
PLASTIC  
CASE 648-08




**D SUFFIX**  
SOIC  
CASE 751B-03

## ORDERING INFORMATION

MC74FXXXAJ Ceramic  
MC74FXXXAN Plastic  
MC74FXXXAD SOIC

## LOGIC SYMBOL




V<sub>CC</sub> = PIN 16  
GND = PIN 8

\*MR for MC74F161A  
\*SR for MC74F163A

# MC74F161A • MC74F163A

## LOGIC DIAGRAM



NOTE:  
This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## FUNCTIONAL DESCRIPTION

The MC74F161A and MC74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC74F161A), synchronous reset (MC74F163A), parallel load, count-up and hold. Five control inputs — Master Reset ( $\overline{MR}$ , MC74F161A), Synchronous Reset ( $\overline{SR}$ , MC74F163A), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Function Table. A LOW signal on  $\overline{MR}$  overrides

all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  (MC74F161A) or  $\overline{SR}$  (MC74F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74F161A and MC74F163A use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

## MC74F161A • MC74F163A

### GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	74	0	25	70	°C
I <sub>OH</sub>	Output Current — High	74			– 1.0	mA
I <sub>OL</sub>	Output Current — Low	74			20	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IK</sub>	Input Clamp Diode Voltage			–1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = – 18 mA
V <sub>OH</sub>	Output HIGH Voltage	74	2.5	3.4	V	I <sub>OH</sub> = –1.0 mA, V <sub>CC</sub> = 4.50 V
		74	2.7	3.4	V	I <sub>OH</sub> = –1.0 mA, V <sub>CC</sub> = 4.75 V
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 20 mA, V <sub>CC</sub> = MIN
I <sub>IH</sub>	Input HIGH Current			20	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current Data, CEP, Clock PE, CET, SR			–0.6 –1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	–60		– 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
I <sub>CC</sub>	Power Supply Current		37	55	mA	V <sub>CC</sub> = MAX

#### NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, nor for more than 1 second.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is there-

fore not recommended for use as a clock or asynchronous reset for flip-flops, counters, or registers.

Logic Equations:

$$\text{Count Enable} = \text{CEP} \cdot \text{CET} \cdot \overline{\text{PE}}$$

$$\text{TC} = \text{Q}_0 \cdot \text{Q}_1 \cdot \text{Q}_2 \cdot \text{Q}_3 \cdot \text{CET}$$

## MC74F161A • MC74F163A

### AC CHARACTERISTICS

Symbol	Parameter	74F		74F		Unit
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	100		90		MHz
t <sub>PLH</sub>	Propagation Delay, Count	3.5	6.0	3.5	7.0	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> ( $\overline{PE}$ Input HIGH)	3.5	10	3.5	11	
t <sub>PLH</sub>	Propagation Delay	3.5	7.0	3.5	9.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> ( $\overline{PE}$ Input LOW)	4.0	8.5	4.0	9.5	
t <sub>PLH</sub>	Propagation Delay	5.0	14	5.0	15	ns
t <sub>PHL</sub>	CP to TC	4.5	14	4.5	15	
t <sub>PLH</sub>	Propagation Delay	2.5	7.5	2.5	8.5	ns
t <sub>PHL</sub>	CET to TC	2.5	7.5	2.5	8.5	
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub> (MC74F161A)	5.5	12	5.5	13	ns
t <sub>PHL</sub>	Propagation Delay MR to TC (MC74F161A)	4.5	10.5	4.5	11.5	ns

### AC OPERATING REQUIREMENTS

Symbol	Parameter	74F		74F		Unit
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	5.0		5.0		ns
t <sub>S</sub> (L)	P <sub>n</sub> to CP	5.0		5.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		ns
t <sub>H</sub> (L)	P <sub>n</sub> to CP	2.0		2.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	11		11.5		ns
t <sub>S</sub> (L)	$\overline{PE}$ or $\overline{SR}$ to CP	8.5		9.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		ns
t <sub>H</sub> (L)	$\overline{PE}$ or $\overline{SR}$ to CP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	11		11.5		ns
t <sub>S</sub> (L)	CEP or CET to CP	5.0		5.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	CEP or CET to CP	0		0		
t <sub>w</sub> (H)	Clock Pulse Width (Load)	5.0		5.0		ns
t <sub>w</sub> (L)	HIGH or LOW	5.0		5.0		
t <sub>w</sub> (H)	Clock Pulse Width (Count)	4.0		4.0		ns
t <sub>w</sub> (L)	HIGH or LOW	6.0		7.0		
t <sub>w</sub> (L)	$\overline{MR}$ Pulse Width, LOW (MC74F161A)	5.0		5.0		ns
t <sub>rec</sub>	Recovery Time, $\overline{MR}$ to CP (MC74F161A)	6.0		6.0		