Octal Bus Buffer

The MC74LVX541 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74LVX541 is a noninverting type. When either $\overline{OE1}$ or $\overline{OE2}$ are high, the terminal outputs are in the high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

- High Speed: $t_{PD} = 5.0 \text{ ns (Typ)}$ at $V_{CC} = 3.3 \text{V}$
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25$ °C
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 3.6 V Operating Range
- Pin and Function Compatible with Other Standard Logic Families
 Latchup Performance Exceeds 300 m^Δ
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates




http://onsemi.com


MARKING DIAGRAMS



SOIC-20 **DW SUFFIX** CASE 751D









SOIC EIAJ-20 M SUFFIX CASE 967



= Assembly Location

WL = Wafer Lot

YY = Year = Assembly Location

WW = Work Week WL = Wafer Lot

= Year WW = Work Week

= Assembly Location


= Wafer Lot = Year W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC74LVX541DW	SOIC-20	38 Units/Rail
MC74LVX541DT	TSSOP-20	75 Units/Rail
MC74LVX541DTR2	TSSOP-20	2500 Units/Reel
MC74LVX541M	SOIC EIAJ-20	40 Units/Rail
MC74LVX541MEL	SOIC EIAJ-20	2000 Units/Reel

DATA INPUTS OUTPUT ENABLES A1 2 18 Y1 A2 3 17 Y2 A3 4 16 Y3 A4 5 15 Y4 NONINVERTING OUTPUTS OUTPUT ENABLES OUTPUT ENABLES


PIN ASSIGNMENT



FUNCTION TABLE

Inputs	Output Y			
OE2	Α	Output 1		
L	L	L		
L	Н	Н		
Х	Х	Z		
Н	Х	Z		
	OE2 L L X	OE2 A L L H X X		

IEC LOGIC DIAGRAM



MAXIMUM RATINGS*

Symbol	Paramete	r	Value	Unit
V _{CC}	DC Supply Voltage		- 0.5 to + 7.0	V
V _{in}	DC Input Voltage		- 0.5 to + 7.0	V
V _{out}	DC Output Voltage		- 0.5 to V _{CC} + 0.5	V
I _{IK}	Input Diode Current		- 20	mA
I _{OK}	Output Diode Current		± 20	mA
I _{out}	DC Output Current, per Pin		± 25	mA
I _{CC}	DC Supply Current, V _{CC} and G	ND Pins	± 50	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	3.6	V
V _{in}	DC Input Voltage	0	5.5	V
V _{out}	DC Output Voltage	0	Vcc	٧
T _A	Operating Temperature, All Package Types	-40	+ 85	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 3.3V \pm 0.3V$	0	100	ns/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	T,	_A = 25°	С	$T_A = -40$) to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 3.6	1.50 2.0 2.4			1.50 2.0 2.4		V
V _{IL}	Maximum Low–Level Input Voltage		2.0 3.0 3.6			0.50 0.80 0.80		0.50 0.80 0.80	V
V _{OH}	Minimum High–Level Output Voltage $V_{in} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 mA$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V _{OL}		$I_{OL} = 50 \mu A$ $I_{OL} = 50 \mu A$ $I_{OL} = 4 \text{ mA}$	2.0 3.0 3.0		0.0	0.1 0.1 0.36		0.1 0.1 0.44	V

[†]Derating — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS

			v _{cc}	Т	A = 25°	С	$T_A = -40$) to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
l _{in}	Maximum Input Leakage Current	V _{in} = 5.5 V or GND	0 to 3.6			±0.1		±1.0	μΑ
l _{OZ}	Maximum Three–State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	3.6			±0.2 5		±2.5	μΑ
Icc	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	3.6			4.0		40.0	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

				T,	գ = 25°	C	$T_A = -4$	0 to 85°C	
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to Y	V _{CC} = 2.7 V	$C_L = 15 pF$ $C_L = 50 pF$		5.0 7.5	7.0 10.5	1.0 1.0	8.5 12.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15 pF$ $C_L = 50 pF$		3.5 5.0	5.0 7.0	1.0 1.0	6.0 8.0	
t _{PZL} , t _{PZH}	Output Enable Time, OE to Y	$V_{CC} = 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega$	$C_L = 15 pF$ $C_L = 50 pF$		6.8 9.3	10.5 14.0	1.0 1.0	12.5 16.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$	C _L = 15 pF C _L = 50 pF	本界	4. 7 6.2	7.2 9.2	1.0 1.0	8.5 10.5	
t _{PLZ} , t _{PHZ}	Output Disable Time, OE to Y	$V_{CC} = 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega$	C _L = 50 pF	C	11.2	15.4	1.0	17.5	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$	C _L = 50 pF		6.0	8.8	1.0	10.0	
t _{OSLH} , t _{OSHL}	Output to Output Skew	V _{CC} = 2.7 V (Note 1)	C _L = 50 pF			1.5		1.5	ns
		V _{CC} = 3.3 ± 0.3 V (Note 1)	C _L = 50 pF			1.0		1.0	ns
C _{in}	Maximum Input Capacitance				4.0	10		10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High Impedance State)				6.0				pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_PD	Power Dissipation Capacitance (Note 2)	18	pF

NOISE CHARACTERISTICS (Input t_f = t_f = 3.0 ns, C_L = 50 pF, V_{CC} = 3.3 V)

		T _A =	25°C	
Symbol	Parameter	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.5	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.5	-0.8	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V
V_{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/8 (per bit). C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

SWITCHING WAVEFORMS




Figure 1.

Figure 2.


TEST CIRCUITS TEST POINT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT $1 \text{ k}\Omega$ TESTING t_{PLZ} AND t_{PZL} . CONNECT TO GND WHEN TESTING t_{PHZ} AND t_{PZL} .

*Includes all probe and jig capacitance

Figure 3.

*Includes all probe and jig capacitance Figure 4.


INPUT EQUIVALENT CIRCUIT



PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX**

PLASTIC SOIC WIDE PACKAGE CASE 751D-05



NOTES:

- OLES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MALL DESTRUCTION.
- MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7 °	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029





0.100 (0.004) -T- SEATING PLANE

- DIES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- 2. OMMINISION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
M	0°	8°	0°	8°	


PACKAGE DIMENSIONS


SOIC EIAJ-20 **M SUFFIX**

PLASTIC SOIC EIAJ PACKAGE CASE 967-01 ISSUE O









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS DAND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- OH PHOTHOSIONS SHALL NOT EACEED 0.19
 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10°
Q ₁	0.70	0.90	0.028	0.035
Z		0.81		0.032



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.