

**MOTOROLA**  
**SEMICONDUCTOR**  
**TECHNICAL DATA**

**QUAD THREE-STATE BUS TRANSCEIVER**


This quad three-state bus transceiver features both excellent MOS or MPU compatibility, due to its high impedance PNP transistor input, and high-speed operation made possible by the use of Schottky diode clamping. Both the -48 mA driver and -20 mA receiver outputs are short-circuit protected and employ three-state enabling inputs.

The device is useful as a bus extender in systems employing the M6800 family or other comparable MPU devices. The maximum input current of 200  $\mu$ A at any of the device input pins assures proper operation despite the limited drive capability of the MPU chip. The inputs are also protected with Schottky-barrier diode clamps to suppress excessive undershoot voltages.

The MC8T26A is identical to the NE8T26A and it operates from a single +5 V supply.


- High Impedance Inputs
- Single Power Supply
- High Speed Schottky Technology
- Three-State Drivers and Receivers
- Compatible with M6800 Family Microprocessor

7




**MC8T26A**  
**(MC6880A)**

**QUAD THREE-STATE  
 BUS TRANSCEIVER**  
**MONOLITHIC SCHOTTKY  
 INTEGRATED CIRCUITS**




**L SUFFIX**  
 CERAMIC PACKAGE  
 CASE 620



**P SUFFIX**  
 PLASTIC PACKAGE  
 CASE 648

**PIN CONNECTIONS — MC8T26A  
 (MC6880A)**



**ORDERING INFORMATION**

Device	Alternate	Temperature Range	Package
MC8T26AL	MC6880AL	0 to +75°C	Ceramic DIP
MC8T26AP	MC6880AP		Plastic DIP

## MC8T26A

### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	8.0	Vdc
Input Voltage	V <sub>I</sub>	5.5	Vdc
Junction Temperature	T <sub>J</sub>		°C
Ceramic Package		175	
Plastic Package		150	
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +75	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

### ELECTRICAL CHARACTERISTICS (4.75 V ≤ V<sub>CC</sub> ≤ 5.25 V and 0°C ≤ T<sub>A</sub> ≤ 75°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Current – Low Logic State (Receiver Enable Input, V <sub>IL(RE)</sub> = 0.4 V) (Driver Enable Input, V <sub>IL(DE)</sub> = 0.4 V) (Driver Input, V <sub>IL(D)</sub> = 0.4 V) (Bus (Receiver) Input, V <sub>IL(B)</sub> = 0.4 V)	I <sub>IL(RE)</sub> I <sub>IL(DE)</sub> I <sub>IL(D)</sub> I <sub>IL(B)</sub>	–	–	–200	μA
Input Disabled Current – Low Logic State (Driver Input, V <sub>IL(D)</sub> = 0.4 V)	I <sub>IL(D) DIS</sub>	–	–	–25	μA
Input Current-High Logic State (Receiver Enable Input, V <sub>IH(RE)</sub> = 5.25 V) (Driver Enable Input, V <sub>IH(DE)</sub> = 5.25 V) (Driver Input, V <sub>IH(D)</sub> = 5.25 V) (Receiver Input, V <sub>IH(B)</sub> = 5.25 V)	I <sub>IH(RE)</sub> I <sub>IH(DE)</sub> I <sub>IH(D)</sub> I <sub>IH(B)</sub>	–	–	25	μA
Input Voltage – Low Logic State (Receiver Enable Input) (Driver Enable Input) (Driver Input) (Receiver Input)	V <sub>IL(RE)</sub> V <sub>IL(DE)</sub> V <sub>IL(D)</sub> V <sub>IL(B)</sub>	–	–	0.85	V
Input Voltage – High Logic State (Receiver Enable Input) (Driver Enable Input) (Driver Input) (Receiver Input)	V <sub>IH(RE)</sub> V <sub>IH(DE)</sub> V <sub>IH(D)</sub> V <sub>IH(B)</sub>	2.0	–	–	V
Output Voltage – Low Logic State (Bus (Driver) Output, I <sub>OL(B)</sub> = 48 mA) (Receiver Output, I <sub>OL(R)</sub> = 20 mA)	V <sub>OL(B)</sub> V <sub>OL(R)</sub>	–	–	0.5	V
Output Voltage – High Logic State (Bus (Driver) Output, I <sub>OH(B)</sub> = –10 mA) (Receiver Output, I <sub>OH(R)</sub> = –2.0 mA) (Receiver Output, I <sub>OH(R)</sub> = –100 μA, V <sub>CC</sub> = 5.0 V)	V <sub>OH(B)</sub> V <sub>OH(R)</sub>	2.4	3.1	–	V
Output Disabled Leakage Current – High Logic State (Bus (Driver) Output, V <sub>OH(B)</sub> = 2.4 V) (Receiver Output, V <sub>OH(R)</sub> = 2.4 V)	I <sub>OHL(B)</sub> I <sub>OHL(R)</sub>	–	–	100	μA
Output Disabled Leakage Current – Low Logic State (Bus Output, V <sub>OL(B)</sub> = 0.5 V) (Receiver Output, V <sub>OL(R)</sub> = 0.5 V)	I <sub>OLL(B)</sub> I <sub>OLL(R)</sub>	–	–	–100	μA
Input Clamp Voltage (Driver Enable Input I <sub>ID(DE)</sub> = –12 mA) (Receiver Enable Input I <sub>IC(RE)</sub> = +12 mA) (Driver Input I <sub>IC(D)</sub> = –12 mA)	V <sub>IC(DE)</sub> V <sub>IC(RE)</sub> V <sub>IC(D)</sub>	–	–	–1.0	V
Output Short Circuit Current, V <sub>CC</sub> = 5.25 V, Note 1 (Bus (Driver) Output) (Receiver Output)	I <sub>OS(B)</sub> I <sub>OS(R)</sub>	–50	–	–150	mA
Power Supply Current (V <sub>CC</sub> = 5.25 V)	I <sub>CC</sub>	–	–	87	mA

Note 1. Only one output may be short-circuited at a time.


7

## MC8T26A

**SWITCHING CHARACTERISTICS** (Unless otherwise noted, specifications apply at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 5.0\text{ V}$ )

Characteristic	Symbol	Figure	Min	Max	Unit
Propagation Delay Time from Receiver (Bus) Input to High Logic State Receiver Output	$t_{PLH(R)}$	1	—	14	ns
Propagation Delay Time from Receiver (Bus) Input to Low Logic State Receiver Output	$t_{PLL(R)}$	1	—	14	ns
Propagation Delay Time from Driver Input to High Logic State Driver (Bus) Output	$t_{PLH(D)}$	2	—	14	ns
Propagation Delay Time from Driver Input to Low Logic State Driver (Bus) Output	$t_{PLL(D)}$	2	—	14	ns
Propagation Delay Time from Receiver Enable Input to High Impedance (Open) Logic State Receiver Output	$t_{PLZ(RE)}$	3	—	15	ns
Propagation Delay Time from Receiver Enable Input to Low Logic Level Receiver Output	$t_{PLZ(RE)}$	3	—	20	ns
Propagation Delay Time from Driver Enable Input to High Impedance Logic State Driver (Bus) Output	$t_{PLZ(DE)}$	4	—	20	ns
Propagation Delay Time from Driver Enable Input to Low Logic State Driver (Bus) Output	$t_{PLZ(DE)}$	4	—	25	ns

**FIGURE 1 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY FROM BUS (RECEIVER) INPUT TO RECEIVER OUTPUT,  $t_{PLH(R)}$  AND  $t_{PLL(R)}$**



## MC8T26A

FIGURE 2 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY TIME FROM DRIVER INPUT TO BUS (DRIVER) OUTPUT,  $t_{PLH(D)}$  AND  $t_{PLH(D)}$





FIGURE 3 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY TIME FROM RECEIVER ENABLE INPUT TO RECEIVER OUTPUT,  $t_{PLZ(RE)}$  AND  $t_{PZL(RE)}$



## MC8T26A

FIGURE 4 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY TIMES FROM DRIVER ENABLE INPUT TO DRIVER (BUS) OUTPUT,  $t_{PLZ(DE)}$  AND  $t_{PZL(DE)}$




FIGURE 5 – BIDIRECTIONAL BUS APPLICATIONS

