N- and P-Channel Enhancement-Mode Dual MOSFET

Features

- Low threshold
- Low on resistance
- Low input capacitance
- Fast switching speeds
- Freedom from secondary breakdown
- Low input and output leakage
- Independent, electrically isolated N- and Pchannels

Applications

- Medical ultrasound transmitters
- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers
- Logic level interface

General Description

The Supertex TC2320TG consists of a high voltage, low threshold N- and P-channel MOSFET in an SO-8 package. These low threshold enhancement-mode (normally-off) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Package Options		/BV _{DGS} V)	$R_{DS(ON)} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		
	8-Lead SOIC (Narrow Body)	N-Channel	P-Channel	N-Channel	P-Channel	
TC2320	TC2320TG-G	200	-200	7.0	12	

-G indicates package is RoHS compliant ('Green')






Absolute Maximum Ratings

Parameter	Value
Drain to source voltage	BV _{DSS}
Drain to gate voltage	BV _{DGS}
Gate to source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



8-Lead SOIC (TG)

Product Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
_____ = "Green" Packaging

8-Lead SOIC (TG)

^{*} Distance of 1.6mm from case for 10 seconds.

N-Channel Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Units	Conditions		
BV _{DSS}	Drain-to-source breakdown voltage	200	-	-	V	$V_{GS} = 0V, I_{D} = 100 \mu A$		
V _{GS(th)}	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}$, $I_D = 1.0$ mA		
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-	-4.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$		
I _{GSS}	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
		-	-	1.0	μA	$V_{GS} = 0V, V_{DS} = 100V$		
I _{DSS}	Zero gate voltage drain current	ı	-	10.0	μA	$V_{GS} = 0V,$ $V_{DS} = Max rating$		
		-	-	1.0	mA	$V_{GS} = 0V$, $T_A = 125$ °C $V_{DS} = 0.8$ Max Rating		
	ON-state drain current	0.6	-	-	Α	$V_{GS} = 4.5V, V_{DS} = 25V$		
D(ON)	ON-State drain current	1.2	-	-	A	$V_{GS} = 10V, V_{DS} = 25V$		
D	Static drain-to-source	-	-	8.0	- 40	$V_{GS} = 4.5V, I_{D} = 150mA$		
R _{DS(ON)}	ON-state resistance	-	-	7.0	1.52	$V_{GS} = 10V, I_{D} = 1.0A$		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	150	an 2	1.0	%/°C	$V_{GS} = 4.5V, I_{D} = 150mA$		
G _{FS}	Forward transconductance	-	3	OU.	mmho	$V_{DS} = 25V, I_{D} = 200mA$		
C _{ISS}	Input capacitance	-	- ,	110		V _{GS} = 0V,		
C _{oss}	Common source output capacitance) -	-	60	pF	$V_{DS} = 25V,$		
C _{RSS}	Reverse transfer capacitance		-	23		f = 1.0MHz		
t _{d(ON)}	Turn-ON delay time	-	-	20				
t _r	Rise time	-	-	15	ne	$V_{DD} = 25V,$ $I_{D} = 150 \text{mA},$		
t _{d(OFF)}	Turn-OFF delay time	-	-	25	ns	$R_{GEN} = 25\Omega$		
t _f	Fall time	-	-	25				
V _{SD}	Diode forward voltage drop	-	-	1.8	V	$V_{GS} = 0V$, $I_{SD} = 200$ mA		
t _{rr}	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = 200mA$		
Notes:								


Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2.All A.C. parameters sample tested.

N- Channel Switching Waveforms and Test Circuit





P-Channel Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Units	Conditions		
BV _{DSS}	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$		
V _{GS(th)}	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$, $I_D = -1.0$ mA		
$\Delta V_{GS(th)}$	Change in $V_{\text{GS(th)}}$ with temperature	-	-	4.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = -1.0$ mA		
I _{GSS}	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 20V$, $V_{DS} = 0V$		
		-	-	-10	μA	$V_{GS} = 0V$, $V_{DS} = Max rating$		
DSS	Zero gate voltage drain current	-	-	-1.0	mA	$V_{GS} = 0V$, $T_A = 125$ °C, $V_{DS} = 0.8$ Max Rating		
	ON-state drain current	-0.25	-0.7	-	A	$V_{GS} = -4.5V, V_{DS} = -25V$		
I _{D(ON)}	ON-State drain current	-0.75	-2.1	-	A	$V_{GS} = -10V, V_{DS} = -25V$		
В	Static drain-to-source ON-state resis-	-	10	15	Ω	$V_{GS} = -4.5V, I_{D} = -100mA$		
$R_{DS(ON)}$	tance	-	8.0	12	4	$V_{GS} = -10V, I_{D} = -200mA$		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	100	-	1.7	%/°C	V _{GS} = -10V, I _D =-200mA		
G _{FS}	Forward transconductance	-	250	海雪	mmho	$V_{DS} = -25V, I_{D} = -200mA$		
C _{ISS}	Input capacitance	-	75	125	A STATE OF THE STA	V _{GS} = 0V,		
C _{oss}	Common source output capacitance		20	8 5	pF	$V_{DS} = -25V$,		
C _{RSS}	Reverse transfer capacitance	1 +	10	35		f = 1.0MHz		
t _{d(ON)}	Turn-ON delay time	4 - 1	-	10				
t _r	Rise time	-	-	15				
t _{d(OFF)}	Turn-OFF delay time	-	-	20	ns			
t _f	Fall time	-	-	15				
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	$V_{GS} = 0V, I_{SD} = -0.5A$		
t _{rr}	Reverse recovery time	-	300	-	ns	$V_{GS} = 0V, I_{SD} = -0.5A$		

Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2.All A.C. parameters sample tested.

P- Channel Switching Waveforms and Test Circuit



8-Lead SOIC (Narrow Body) Package Outline (TG)

4.9x3.9mm body, 1.75mm height (max), 1.27mm pitch



Note 1:This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symb	ol	Α	A1	A2	b	D	Е	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35	0.10	1.25	0.31	4.80	5.80	3.80	1.27 BSC	0.25	0.40	1.04 REF	0.25 BSC	0°	5°
	NOM	-	-	-	-	4.90	6.00	3.90		-	-			-	-
	MAX	1.75	0.25	1.50	0.51	5.00	6.20	4.00		0.50	1.27	11	ВОО	8°	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005. **Drawings not to scale.**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.