
N-Channel Enhancement Mode MOSFET Switch



3N170/3N171

FEATURES

- Low Switching Voltages
- Fast Switching Times
- Low Drain-Source Resistance
- Low Reverse Transfer Capacitance



HANDLING PRECAUTIONS

MOS field-effect transistors have extremely high input resistance and can be damaged by the accumulation of excess static charge. To avoid possible damage to the device while wiring, testing, or in actual operation, follow the procedures outlined below.

- 1. To avoid the build-up of static charge, the leads of the devices should remain shorted together with a metal ring except when being tested or used.
- 2. Avoid unnecessary handling. Pick up devices by the case instead of the leads.
- 3. Do not insert or remove devices from circuits with the power on as transient voltages may cause permanent damage to the devices.

ABSOLUTE MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ unless otherwise specified})$

Drain-Gate Voltage ±35V
Drain-Source Voltage
Gate-Source Voltage ±35V
Drain Current
Storage Temperature Range
Operating Temperature Range
Lead Temperature (Soldering, 10sec)+300°C
Power Dissipation
Derate above 25°C 2.4mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range			
3N170-71	Hermetic TO-72	-55°C to +150°C			
X3N170-71	Sorted Chips in Carriers	-55°C to +150°C			



3N170/3N171

SYMBOL	PARAMETER		MIN	MAX	UNITS	TEST CONDITIONS		
BV _{DSS}	Drain-Source Breakdown Voltage		25		V	$I_D = 10 \mu A, V_{GS} = 0$		
I _{GSS}	Gate Leakage Current			±10	pА	$V_{GS} = \pm 35 V$, $V_{DS} = 0$		
1635				100	μA	$V_{GS} = 35V, V_{DS} = 0, T_A = 125^{o}C$		
IDSS	Zero-Gate-Voltage Drain Current			10	nA	$V_{DS} = 10V, V_{GS} = 0$		
1055				1.0	μΑ		$T_{A} = 125^{\circ}C$	
V _{GS(th)}	Gate-Source Threshold Voltage	3N170	1.0	2.0	- V	V _{DS} = 10V, I _D = 10µA		
	Gale-Source Theshold Vollage	3N171	1.5	3.0				
I _{D(on)}	"ON" Drain Current		10		mA	V _{GS} = 10V, V _{DS} = 10V		
V _{DS(on)}	Drain-Source "ON" Voltage			2.0	V	I _D = 10mA, V _{GS} = 10V		
rds(on)	Drain-Source ON Resistance			200	Ω	V _{GS} = 10V, I _D = 0, f = 1kHz		
Y _{fs}	Forward Transfer Admittance		1000	- 4	μS	V _{DS} = 10V, I _D = 2.0mA, f = 1kHz		
C _{rss}	Reverse Transfer Capacitance (Note 1)			1.3		$V_{DS} = 0, V_{GS} = 0, f = 1MHz$		
Ciss	Input Capacitance (Note 1)		35	5.0	V _{DS} = 10V, V _{GS} = 0, f = 1N), f = 1MHz	
C _{d(sub)}	Drain-Substrate Capacitance (Note 1)			5.0		V _{D(SUB)} = 10V, f = 1MHz		
t _{d(on)}	Turn-On Delay Time (Note 1) Rise Time (Note 1)			3.0	ns	$\label{eq:VDD} \begin{split} VDD &= 10V, \ I_{D(on)} = 10mA, \\ V_{GS(on)} &= 10V, \ V_{GS(off)} = 0, \end{split}$		
tr				10				
t _{d(off)}	Turn-Off Delay Time (Note 1)			3.0		$R_{G} = 50\Omega$		
t _f	Fall Time (Note 1)			15	1			

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified) Substrate connected to source.

NOTE 1: For design reference only, not 100% tested.