
# ANALOG DEVICES

# Ultraprecision Operational Amplifier

# **OP177**



#### GENERAL DESCRIPTION


The OP177 features the highest precision performance of any op amp currently available. Offset voltage of the OP177 is only 10  $\mu$ V max at room temperature and 20  $\mu$ V max over the full military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. The ultralow V<sub>OS</sub> of the OP177, combines with its exceptional offset voltage drift (TCV<sub>OS</sub>) of 0.1  $\mu$ V/°C max, to eliminate the need for external V<sub>OS</sub> adjustment and increases system accuracy over temperature.

The OP177's open-loop gain of  $12 \text{ V/}\mu\text{V}$  is maintained over the full  $\pm 10 \text{ V}$  output range. CMRR of 130 dB min, PSRR of 120 dB min, and maximum supply current of 2 mA are just a few examples of the excellent performance of this operational amplifier. The OP177's combination of outstanding specifications insure accurate performance in high closed-loop gain applications.

This low noise bipolar input op amp is also a cost effective alternative to chopper-stabilized amplifiers. The OP177 provides chopper-type performance without the usual problems of high noise, low frequency chopper spikes, large physical size, limited common-mode input voltage range, and bulky external storage capacitors.

NC = NO CONNECT

The OP177 is offered in both the  $-55^{\circ}$ C to  $+125^{\circ}$ C military, and the  $-40^{\circ}$ C to  $+85^{\circ}$ C extended industrial temperature ranges. This product is available in 8-pin ceramic and epoxy DIPs, as well as the space saving 8-pin Small-Outline (SO) and the Leadless Chip Carrier (LCC) packages.



#### Figure 1. Simplified Schematic

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

REV. B

#### © Analog Devices, Inc., 1995

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# **OP177–SPECIFICATIONS ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15 V$ , $T_A = +25^{\circ}C$ , unless otherwise noted)

|  |                      |  |       | <b>OP177A</b> |     | 0     | <b>P</b> 177 <b>B</b> |     |        |
|--|----------------------|--|-------|---------------|-----|-------|-----------------------|-----|--------|
| Parameter                                | Symbol               | Conditions                               | Min   | Тур           | Max | Min   | Тур                   | Max | Units  |
| Input Offset Voltage                     | V <sub>os</sub>      |  |       | 4             | 10  |       | 10                    | 25  | μV     |
| Long-Term Input Offset Voltage Stability | $\Delta V_{OS}/Time$ | (Note 1)                                 |       | 0.2           |     |       | 0.2                   |     | μV/Mo  |
| Input Offset Current                     | I <sub>OS</sub>      |  |       | 0.3           | 1.0 |       | 0.3                   | 1.5 | nA     |
| Input Bias Current                       | I <sub>B</sub>       |  | -0.2  |               | 1.5 | -0.2  |                       | 2.0 | nA     |
| Input Noise Voltage                      | e <sub>n</sub>       | $f_0 = 1$ Hz to 100 Hz <sup>2</sup>      |       | 118           | 150 |       | 118                   | 150 | nV rms |
| Input Noise Current                      | in                   | $f_0 = 1$ Hz to 100 Hz <sup>2</sup>      |       | 3             | 8   |       | 3                     | 8   | pA rms |
| Input Resistance Differential-Mode       | R <sub>IN</sub>      | (Note 3)                                 | 26    | 45            |     | 26    | 45                    |     | MΩ     |
| Input Resistance Common-Mode             | R <sub>INCM</sub>    |  |       | 200           |     |       | 200                   |     | GΩ     |
| Input Voltage Range                      | IVR                  | (Note 4)                                 | ±13   | $\pm 14$      |     | ±13   | $\pm 14$              |     | V      |
| Common-Mode Rejection Ratio              | CMRR                 | $V_{CM} = \pm 13 V$                      | 130   | 140           |     | 130   | 140                   |     | dB     |
| Power Supply Rejection Ratio             | PSRR                 | $V_s = \pm 3 V$ to $\pm 18 V$            | 120   | 125           |     | 115   | 125                   |     | dB     |
| Large Signal Voltage Gain                | A <sub>VO</sub>      | $R_L \ge 2 k\Omega$ , $V_O = \pm 10 V^5$ | 5000  | 12000         |     | 5000  | 12000                 |     | V/mV   |
| Output Voltage Swing                     | Vo                   | $R_L \ge 10 \ k\Omega$                   | ±13.5 | $\pm 14.0$    |     | ±13.5 | $\pm 14.0$            |     | V      |
|  |                      | $R_L \ge 2 \ k\Omega$                    | ±12.5 | ±13.0         |     | ±12.5 | ±13.0                 |     | V      |
|  |                      | $R_L \ge 1 \ k\Omega$                    | ±12.0 | ±12.5         |     | ±12.0 | ±12.5                 |     | V      |
| Slew Rate                                | SR                   | $R_L \ge 2 \ k\Omega^2$                  | 0.1   | 0.3           |     | 0.1   | 0.3                   |     | V/µs   |
| Closed-Loop Bandwidth                    | BW                   | $A_{VCL} = +1^2$                         | 0.4   | 0.6           |     | 0.4   | 0.6                   |     | MHz    |
| Open-Loop Output Resistance              | Ro                   |  |       | 60 🚮          |     |       | 60                    |     | Ω      |
| Power Consumption                        | P <sub>D</sub>       | $V_s = \pm 15 V$ , No Load               |       | 50            | 60  |       | 50                    | 60  | mW     |
|  |                      | $V_S = \pm 3 V$ , No Load                |       | 3.5           | 4.5 |       | 3.5                   | 4.5 | mW     |
| Supply Current                           | I <sub>SY</sub>      | $V_s = \pm 15 V$ , No Load               | X     | 1.6 🚄         | 2.0 |       | 1.6                   | 2.0 | mA     |
| Offset Adjustment Range                  |                      | $Rp = 20 k\Omega$                        | スア    | ±3            |     |       | ±3                    |     | mV     |
| NOTES                                    |                      | - S2                                     |       | <b>U</b>      |     |       |                       |     |        |

NOTES

<sup>1</sup>Long-Term Input Offset Voltage Stability refers to the averaged trend line of V<sub>OS</sub> vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically less than 2.0  $\mu$ V.

<sup>2</sup>Sample tested.

<sup>3</sup>Guaranteed by design. <sup>4</sup>Guaranteed by CMRR test condition.

<sup>5</sup>To insure high open-loop gain throughout the  $\pm 10$  V output range,  $A_{VO}$  is tested at -10 V  $\leq V_0 \leq 0$  V, 0 V  $\leq V_0 \leq +10$  V, and -10 V  $\leq V_0 \leq +10$  V.

Specifications subject to change without notice.

## **ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15 V$ , $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$ , unless otherwise noted)

|                                    |                 |   |      | <b>OP177A</b> |     | C    | <b>P</b> 177 <b>B</b> |     |       |
|------------------------------------|-----------------|---|------|---------------|-----|------|-----------------------|-----|-------|
| Parameter                          | Symbol          | Conditions  | Min  | Тур           | Max | Min  | Тур                   | Max | Units |
| Input Offset Voltage               | Vos             |   |      | 10            | 20  |      | 25                    | 55  | μV    |
| Average Input Offset Voltage Drift | TCVos           | (Note 1)  |      | 0.03          | 0.1 |      | 0.1                   | 0.3 | µV/°C |
| Input Offset Current               | I <sub>OS</sub> |   |      | 0.5           | 1.5 |      | 0.5                   | 2.0 | nA    |
| Average Input Offset Current Drift | TCIos           | (Note 2)  |      | 1.5           | 25  |      | 1.5                   | 25  | pA/°C |
| Input Bias Current                 | IB              |   | -0.2 | 2.4           | 4   | -0.2 | 2.4                   | 4   | nA    |
| Average Input Bias Current Drift   | TCIB            | (Note 2)  |      | 8             | 25  |      | 8                     | 25  | pA/°C |
| Input Voltage Range                | IVR             | (Note 3)  | ±13  | ±13.5         |     | ±13  | ±13.5                 |     | V     |
| Common-Mode Rejection Ratio        | CMRR            | $V_{CM} = \pm 13 \text{ V}$                         | 120  | 140           |     | 120  | 140                   |     | dB    |
| Power Supply Rejection Ratio       | PSRR            | $V_{\rm S} = \pm 3 \text{ V}$ to $\pm 18 \text{ V}$ | 120  | 125           |     | 110  | 120                   |     | dB    |
| Large-Signal Voltage Gain          | A <sub>VO</sub> | $R_L \ge 2 k\Omega$ , $V_O = \pm 10 V^4$            | 2000 | 6000          |     | 2000 | 6000                  |     | V/mV  |
| Output Voltage Swing               | Vo              | $R_L \ge 2 \ k\Omega$                               | ±12  | ±13.0         |     | ±12  | $\pm 13.0$            |     | V     |
| Power Consumption                  | P <sub>D</sub>  | $V_S = \pm 15 V$ , No Load                          |      | 60            | 75  |      | 60                    | 75  | mW    |
| Supply Current                     | I <sub>SY</sub> | $V_s = \pm 15 V$ , No Load                          |      | 2.0           | 2.5 |      | 2.0                   | 2.5 | mA    |

NOTES

<sup>1</sup>TCV<sub>OS</sub> is 100% tested.

<sup>2</sup>Guaranteed by endpoint limits.

<sup>3</sup>Guaranteed by CMRR test condition.

 $^{4}$ To insure high open-loop gain throughout the  $\pm 10$  V output range,  $A_{VO}$  is tested at -10 V  $\leq V_{O} \leq 0$  V, 0 V  $\leq V_{O} \leq \pm 10$  V, and -10 V  $\leq V_{O} \leq \pm 10$  V.

Specifications subject to change without notice.

### **ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15 V$ , $T_A = +25^{\circ}C$ , unless otherwise noted)

|                        |                      |  | <b>OP177E</b> |            |     | <b>OP</b> 177 <b>F</b> |            |         | <b>OP</b> 177 <b>G</b> |            |     |        |  |
|------------------------|----------------------|--|---------------|------------|-----|------------------------|------------|---------|------------------------|------------|-----|--------|--|
| Parameter              | Symbol               | Conditions                             | Min           | Тур        | Max | Min                    | Тур        | Max     | Min                    | Тур        | Max | Units  |  |
| Input Offset Voltage   | V <sub>OS</sub>      |  |               | 4          | 10  |                        | 10         | 25      |                        | 20         | 60  | μV     |  |
| Long-Term Input Offset |                      |  |               |            |     |                        |            |         |                        |            |     |        |  |
| Voltage Stability      | $\Delta V_{OS}/Time$ | (Note 1)                               |               | 0.2        |     |                        | 0.3        |         |                        | 0.4        |     | μV/Mc  |  |
| Input Offset Current   | I <sub>OS</sub>      |  |               | 0.3        | 1.0 |                        | 0.3        | 1.5     |                        | 0.3        | 2.8 | nA     |  |
| Input Bias Current     | IB                   |  | -0.2          | 1.0        | 1.5 | -0.2                   | 1.2        | 2.0     | -0.2                   | 1.2        | 2.8 | nA     |  |
| Input Noise Voltage    | en                   | $f_0 = 1$ Hz to 100 Hz <sup>2</sup>    |               | 118        | 150 |                        | 118        | 150     |                        | 118        | 150 | nV rms |  |
| Input Noise Current    | i <sub>n</sub>       | $f_0 = 1$ Hz to 100 Hz <sup>2</sup>    |               | 3          | 8   |                        | 3          | 8       |                        | 3          | 8   | pA rms |  |
| Input Resistance       |                      | 0                                      |               |            |     |                        |            |         |                        |            |     |        |  |
| Differential-Mode      | R <sub>IN</sub>      | (Note 3)                               | 26            | 45         |     | 26                     | 45         |         | 18.5                   | 45         |     | ΜΩ     |  |
| Input Resistance       |                      |  |               |            |     |                        |            |         |                        |            |     |        |  |
| Common-Mode            | R <sub>INCM</sub>    |  |               | 200        |     |                        | 200        |         |                        | 200        |     | GΩ     |  |
| Input Voltage Range    | IVR                  | (Note 4)                               | ±13           | $\pm 14$   |     | ±13                    | ±14        |         | ±13                    | $\pm 14$   |     | v      |  |
| Common-Mode            |                      |  |               |            |     |                        |            |         |                        |            |     |        |  |
| Rejection Ratio        | CMRR                 | $V_{CM} = \pm 13 \text{ V}$            | 130           | 140        |     | 130                    | 140        |         | 115                    | 140        |     | dB     |  |
| Power Supply           | onnut                | CM 110 V                               | 1.50          |            |     | 100                    |            |         |                        |            |     |        |  |
| Rejection Ratio        | PSRR                 | $V_{s} = \pm 3 V \text{ to } \pm 18 V$ | 120           | 125        |     | 115                    | 125        |         | 110                    | 120        |     | dB     |  |
| Large Signal           | loidt                | $R_{\rm L} \ge 2 \ k\Omega$ ,          |               |            |     |                        |            |         |                        |            |     |        |  |
| Voltage Gain           | A <sub>VO</sub>      | $V_0 = \pm 10 V^5$                     | 5000          | 12000      |     | 5000                   | 12000      |         | 2000                   | 6000       |     | V/mV   |  |
| Output Voltage         |                      | 10 =10 1                               | 5000          | 12000      |     | 5000                   | 12000      |         | 2000                   | 0000       |     |        |  |
| Swing                  | Vo                   | $R_L \ge 10 \ k\Omega$                 | ±13.5         | $\pm 14.0$ |     | ±13.5                  | $\pm 14.0$ |         | ±13.5                  | $\pm 14.0$ |     | v      |  |
| o ming                 | .0                   | $R_L \ge 2 k\Omega$                    | $\pm 12.5$    | $\pm 13.0$ |     | ±12.5                  | $\pm 13.0$ | and the | $\pm 12.5$             | $\pm 13.0$ |     | v      |  |
|                        |                      | $R_L \ge 1 k\Omega$                    | $\pm 12.0$    | $\pm 12.5$ |     | $\pm 12.0$             | ±12.5      | 1       | ±12.0                  | $\pm 12.5$ |     | v      |  |
| Slew Rate              | SR                   | $R_L \ge 2 k\Omega^2$                  | 0.1           | 0.3        |     | 0.1                    |            | ~       | 0.1                    | 0.3        |     | V/µs   |  |
| Closed-Loop            |                      |  | 0.1           | 015        | .12 | X                      |            |         |                        | 015        |     | 1, 200 |  |
| Bandwidth              | BW                   | $A_{VCL} = +1^2$                       | 0.4           | 0.6        | ~ X | 0.4                    | 0.6        |         | 0.4                    | 0.6        |     | MHz    |  |
| Open-Loop Output       | 2                    | -VCL · ·                               | 0.1           |            |     |                        | 0.0        |         |                        | 010        |     |        |  |
| Resistance             | Ro                   |  |               | 60         |     | 0                      | 60         |         |                        | 60         |     | Ω      |  |
| Power Consumption      | PD                   | $V_{\rm S} = \pm 15$ V, No Load        |               | 50         | 60  |                        | 50         | 60      |                        | 50         | 60  | mW     |  |
| i ower Consumption     | 1.0                  | $V_s = \pm 3 V$ , No Load              | N .           | 3.5        | 4.5 |                        | 3.5        | 4.5     |                        | 3.5        | 4.5 | mW     |  |
| Supply Current         | I <sub>SY</sub>      | $V_s = \pm 15 V$ , No Load             |               | 1.6        | 2.0 |                        | 1.6        | 2.0     |                        | 1.6        | 2.0 | mA     |  |
| Offset Adjustment      | -51                  | 15 115 1,110 Load                      |               | 1.0        | 2.0 |                        | 1.0        | 2.0     |                        | 1.0        | 2.0 | 11111  |  |
| ,                      |                      | $R_{\rm P} = 20 \ \rm k\Omega$         |               | ±3         |     |                        | ±3         |         |                        | ±3         |     | mV     |  |
| Range                  |                      | $K_{\rm P} = 20 \ \text{K}_{2}$        |               | ΞĴ         |     |                        | ±3         |         |                        | ΞĴ         |     | mv     |  |

NOTES

<sup>1</sup>Long-Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$  vs. time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically less than 2.0  $\mu$ V. <sup>2</sup>Sample tested.

<sup>3</sup>Guaranteed by design.

<sup>4</sup>Guaranteed by CMRR test condition.

<sup>5</sup>To insure high open-loop gain throughout the  $\pm 10$  V output range,  $A_{VO}$  is tested at -10 V  $\leq V_0 \leq 0$  V, 0 V  $\leq V_0 \leq +10$  V, and -10 V  $\leq V_0 \leq +10$  V.

Specifications subject to change without notice.

# **OP177–SPECIFICATIONS ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15 V$ , $-40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise noted)

|  |                 |   |      | <b>OP177E</b> |      |        | OP177F    |     | OI    | P177G |           |       |
|--|-----------------|---|------|---------------|------|--------|-----------|-----|-------|-------|-----------|-------|
| Parameter                                      | Symbol          | Conditions  | Min  | Тур           | Max  | Min    | Тур       | Max | Min   | Тур   | Max       | Units |
| Input Offset Voltage                           | Vos             |   |      | 10            | 20   |        | 15        | 40  |       | 20    | 100       | μV    |
| Average Input Offset                           |                 |   |      |               |      |        |           |     |       |       |           |       |
| Voltage Drift                                  | TCVos           | (Note 1)  |      | 0.03          | 0.1  |        | 0.1       | 0.3 |       | 0.7   | 1.2       | µV/°C |
| Input Offset Current                           | I <sub>OS</sub> |   |      | 0.5           | 1.5  |        | 0.5       | 2.2 |       | 0.5   | 4.5       | nA    |
| Average Input Offset                           |                 |   |      |               |      |        |           |     |       |       |           |       |
| Current Drift                                  | TCIos           | (Note 2)  |      | 1.5           | 25   |        | 1.5       | 40  |       | 1.5   | 85        | pA/°C |
| Input Bias Current                             | I <sub>B</sub>  |   | -0.2 | 2.4           | 4    | -0.2   | 2.4       | 4   |       | 2.4   | $\pm 6.0$ | nA    |
| Average Input Bias                             |                 |   |      |               |      |        |           |     |       |       |           |       |
| Current Drift                                  | TCIB            | (Note 2)  |      | 8             | 25   |        | 8         | 40  |       | 15    | 60        | pA/°C |
| Input Voltage Range                            | IVR             | (Note 3)  | ±13  | ±13.5         |      | ±13    | ±13.5     |     | ±13.0 | ±13.5 |           | V     |
| Common-Mode                                    |                 |   |      |               |      |        |           |     |       |       |           |       |
| Rejection Ratio                                | CMRR            | $V_{CM} = \pm 13 V$                                 | 120  | 140           |      | 120    | 140       |     | 110   | 140   |           | dB    |
| Power Supply Rejection                         |                 |   |      |               |      |        |           |     |       |       |           |       |
| Ratio  | PSRR            | $V_{\rm S} = \pm 3 \text{ V}$ to $\pm 18 \text{ V}$ | 120  | 125           |      | 110    | 120       |     | 106   | 115   |           | dB    |
| Large-Signal                                   |                 |   |      |               |      |        |           |     |       |       |           |       |
| Voltage Gain                                   | A <sub>VO</sub> | $R_L \ge 2 \ k\Omega, \ V_O = \pm 10 \ V^4$         | 2000 | 6000          |      | 2000   | 6000      |     | 1000  | 4000  |           | V/mV  |
| Output Voltage Swing                           | Vo              | $R_L \ge 2 \ k\Omega$                               | ±12  | ±13.0         |      | ±12    | ±13.0     |     | ±12.0 | ±13.0 |           | V     |
| Power Consumption                              | $P_{D}$         | $V_s = \pm 15 V$ , No Load                          |      | 60            | 75   |        | 60        | 75  |       | 60    | 75        | mW    |
| Supply Current                                 | I <sub>SY</sub> | $V_S = \pm 15 V$ , No Load                          |      | 2.0           | 2.5  |        | 2.0 🔬     | 2.5 |       | 2.0   | 2.5       | mA    |
| NOTES  |                 |   |      |               |      |        |           |     |       |       |           |       |
| <sup>1</sup> OP177E: TCV <sub>OS</sub> is 100% | tested.         |   |      |               |      | - B- 3 | <b>\$</b> | ~   |       |       |           |       |
| <sup>2</sup> Guaranteed by endpoint l          |                 |   |      |               |      | 1      | C         | A   |       |       |           |       |
| <sup>3</sup> Guaranteed by CMRR tes            |                 |   |      |               | An 2 | S 1"   |           |     |       |       |           |       |

<sup>3</sup>Guaranteed by CMRR test condition.

<sup>4</sup>To insure high open-loop gain throughout the  $\pm 10$  V output range, A<sub>VO</sub> is tested at -10 V  $\leq$  V and  $-10 \text{ V} \leq \text{V}_{\text{O}} \leq +10 \text{ V}.$ 

Specifications subject to change without notice.




Figure 2. Typical Offset Voltage Test Circuit





Figure 3. Optional Offset Nulling Circuit



PINOUTS SHOWN FOR P AND Z PACKAGES

Figure 4. Burn-In Circuit

°C/W

°C/W

°C/W

#### ABSOLUTE MAXIMUM RATINGS

|   | muuu            |                 |                  |  |  |  |  |  |
|---|-----------------|-----------------|------------------|--|--|--|--|--|
| Supply Voltage  |                 |                 | $\dots \pm 22 V$ |  |  |  |  |  |
| Internal Power Dissipation <sup>1</sup>                             |                 |                 |                  |  |  |  |  |  |
| Differential Input Voltage  |                 |                 | ±30 V            |  |  |  |  |  |
| Input Voltage ±22 V   |                 |                 |                  |  |  |  |  |  |
| Output Short-Circuit Duration                                       | n               |                 | Indefinite       |  |  |  |  |  |
| Storage Temperature Range   |                 |                 |                  |  |  |  |  |  |
| Z and RC Packages   |                 | −65°C           | to +150°C        |  |  |  |  |  |
| S, P Package  |                 |                 |                  |  |  |  |  |  |
| Operating Temperature Range   | 2               |                 |                  |  |  |  |  |  |
| OP177A, OP177B  |                 | –55°С           | to +125°C        |  |  |  |  |  |
| OP177E, OP177F, OP177C  | J               | 40°C            | C to +85°C       |  |  |  |  |  |
| Lead Temperature Range (Sol   | ldering, 60 s   | ec)             | . +300°C         |  |  |  |  |  |
| DICE Junction Temperature $(T_J)$ $-65^{\circ}C$ to $+150^{\circ}C$ |                 |                 |                  |  |  |  |  |  |
| Package Type  | $\theta_{JA}^2$ | θ <sub>JC</sub> | Units            |  |  |  |  |  |
| 8-Pin Hermetic DIP (Z)  | 148             | 16              | °C/W             |  |  |  |  |  |

### **ORDERING GUIDE**

| Model        | Temperature<br>Range               | Package<br>Description | Package<br>Option |
|--------------|------------------------------------|------------------------|-------------------|
| OP177AZ      | –55°C to +125°C                    | 8-Pin Cerdip           | Q-8               |
| OP177BZ      | –55°C to +125°C                    | 8-Pin Cerdip           | Q-8               |
| OP177EZ      | –40°C to +85°C                     | 8-Pin Cerdip           | Q-8               |
| OP177FZ      | -40°C to +85°C                     | 8-Pin Cerdip           | Q-8               |
| OP177GZ      | –40°C to +85°C                     | 8-Pin Cerdip           | Q-8               |
| OP177FP      | –40°C to +85°C                     | 8-Pin Plastic DIP      | N-8               |
| OP177GP      | –40°C to +85°C                     | 8-Pin Plastic DIP      | N-8               |
| OP177BRC/883 | –55°C to +125°C                    | 20-Pin LCC             | E-20A             |
| OP177FS      | –40°C to +85°C                     | 8-Pin SO               | SO-8              |
| OP177GS      | $-40^{\circ}$ C to $+85^{\circ}$ C | 8-Pin SO               | SO-8              |

#### NOTES

8-Pin SO (S)

8-Pin Plastic DIP (P)

20-Contact LCC (RC)

 $^1\text{For supply voltages less than <math display="inline">\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.

103

98

158

43

38

43

 $^{2}\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for cerdip, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SO package.




Figure 5. Gain Linearity (Input Voltage vs. Output Voltage)




Figure 8. Offset Voltage Change Due to Thermal Shock






Figure 11. Input Bias Current vs. Temperature



TOTAL SUPPLY VOLTAGE, V+ TO V- (VOLTS) Figure 6. Power Consumption vs.






Figure 9. Open-Loop Gain vs. Temperature




Figure 12. Input Offset Current vs. Temperature




Figure 7. Warm-Up V<sub>OS</sub> Drift (Normalized) Z Package




Figure 10. Open-Loop Gain vs. Power Supply Voltage






Figure 13. Closed-Loop Response for Various Gain Configurations

### **OP177–Typical Performance Characteristics**





*Figure 20. Maximum Output Voltage vs. Load Resistance* 





Figure 21. Output Short Circuit Current vs. Time


#### **APPLICATIONS INFORMATION**

#### **Gain Linearity**

The actual open-loop gain of most monolithic op amps varies at different output voltages. This nonlinearity causes errors in high closed-loop gain circuits.

It is important to know that the manufacturer's  $A_{VO}$  specification is only a part of the solution, since all automated testers use endpoint testing and, therefore, only show the average gain. For example, Figure 22 shows a typical precision op amp with a respectable open-loop gain of 650 V/mV. However, the gain is not constant through the output voltage range, causing nonlinear errors. An ideal op amp would show a horizontal scope trace.









Figure 23. OP177's Output Gain Linearity Trace



#### Figure 24. Open-Loop Gain Linearity Test Circuit

Figure 23 shows the OP177's output gain linearity trace with its truly impressive average  $A_{VO}$  of 12000 V/mV. The output trace is virtually horizontal at all points, assuring extremely high gain accuracy. PMI also performs additional testing to insure consistent high open-loop gain at various output voltages.

Figure 24 is a simple open-loop gain test circuit for your own evaluation.

# THERMOCOUPLE AMPLIFIER WITH COLD-JUNCTION COMPENSATION

An example of a precision circuit is a thermocouple amplifier that must amplify very low level signals accurately without introducing linearity and offset errors to the circuit. In this circuit, an S-type thermocouple, which has a Seebeck coefficient of  $10.3 \ \mu\text{V/}^{\circ}\text{C}$ , produces  $10.3 \ m\text{W}$  of output voltage at a temperature of  $1,000^{\circ}\text{C}$ . The amplifier gain is set at 973.16. Thus, it will produce an output voltage of  $10.024 \ V$ . Extended temperature ranges to beyond  $1,500^{\circ}\text{C}$  can be accomplished by reducing the amplifier gain. The circuit uses a low-cost diode to sense the temperature at the terminating junctions and in turn compensates for any ambient temperature change. The OP177, with its high open-loop gain, plus low offset voltage and drift combines to yield a very precision temperature sensing circuit. Circuit values for other thermocouple types are shown in Table I.

Table I.

| Thermo-<br>couple Type | Seebeck<br>Coefficient | R1    | R2      | <b>R</b> 7 | R9      |
|------------------------|------------------------|-------|---------|------------|---------|
| K                      | 39.2 µV/°C             | 110 Ω | 5.76 kΩ | 102 kΩ     | 269 kΩ  |
| J                      | 50.2 μV/°C             | 100 Ω | 4.02 kΩ | 80.6 kΩ    | 200 kΩ  |
| S an X                 | 10.3 µV/°C             | 100 Ω | 20.5 kΩ | 392 kΩ     | 1.07 MΩ |




Figure 25. Thermocouple Amplifier with Cold Junction Compensation

#### PRECISION HIGH GAIN DIFFERENTIAL AMPLIFIER

The high gain, gain linearity, CMRR, and low  $TCV_{OS}$  of the OP177 make it possible to obtain performance not previously available in single stage, very high-gain amplifier applications. See Figure 26.

For best CMR,  $\frac{R1}{R2}$  must equal  $\frac{R3}{R4}$ . In this example, with a 10 mV differential signal, the maximum errors are as listed in Table II.






Figure 26. Precision High Gain Differential Amplifier



#### ISOLATING LARGE CAPACITIVE LOADS

The circuit in Figure 27 reduces maximum slew-rate but allows driving capacitive loads of any size without instability. Because the 100  $\Omega$  resistor is inside the feedback loop, its effect on output impedance is reduced to insignificance by the high open-loop gain of the OP177.






Figure 28. Bilateral Current Source




Figure 29. Precision Absolute Value Amplifier

#### BILATERAL CURRENT SOURCE

The current sources shown in Figure 28 will supply both positive and negative current into a grounded load.


Note that 
$$Z_0 = \frac{R5\left(\frac{R4}{R2}+1\right)}{\frac{R5+R4}{R2}-\frac{R3}{R1}}$$

and that for Z<sub>0</sub> to be infinite,

$$\frac{R5+R4}{R2}$$
 must =  $\frac{R3}{R1}$ 

#### PRECISION ABSOLUTE VALUE AMPLIFIER

The high gain and low  $TCV_{OS}$  assure accurate operation with inputs from microvolts to volts. In this circuit, the signal always appears as a common-mode signal to the op amps. The OP177E CMRR of 140 dB assures errors of less than 1 ppm. See Figure 29.



#### PRECISION POSITIVE PEAK DETECTOR

In Figure 30, the  $C_H$  must be of polystyrene, Teflon<sup>\*</sup>, or polyethylene to minimize dielectric absorption and leakage. The droop rate is determined by the size of  $C_H$  and the bias current of the OP41.

#### PRECISION THRESHOLD DETECTOR/AMPLIFIER

In Figure 32, when  $V_{IN} < V_{TH}$ , amplifier output swings negative, reverse biasing diode  $D_1$ .  $V_{OUT} = V_{TH}$  if  $R_L = \infty$ . When  $V_{IN} \ge V_{TH}$ , the loop closes,

$$V_{OUT} = V_{TH} + \left(V_{IN} - V_{TH}\right) \left(1 + \frac{R_F}{R_S}\right)$$

 $C_C$  is selected to smooth the response of the loop.

\*Teflon is a registered trademark of the Dupont Company.




Figure 31. Precision Threshold Detector/Amplifier

#### 8-Pin Cerdip 8-Pin SO **(SO-08)** (Q-8) F F 0.005 (0.13) MIN 0.055 (1.4) MAX ≯⊨ ≱⊧ ŧ 0.1574 (4.00) 0.1497 (3.80) 0.310 (7.87) PIN 1 0.2440 (6.20) 0.2284 (5.80) PIN 1 0.220 (5.59) t Н Н ¥ 0.320 (8.13) 0.290 (7.37) - 0.1968 (5.00) 0.1890 (4.80) - 0.0196 (0.50) 0.0099 (0.25) x 45° -0.405 (10.29) MAX ł 0.200 (5.08) MAX $0.0098 (0.25) \underbrace{100000}_{0.0040 (0, 10)} \underbrace{10000}_{0.00532 (1.35)} \underbrace{100000}_{0.00532 (1.35)}$ 0.060 (1.52) 0.015 (0.38) 0.0040 (0.10) → 0.0500 (1.27) 0.0160 (0.41) 4 Í 0.0098 (0.25) 0.150 0.015 (0.38) 4 0.0075 (0.19) 0.200 (5.08) 0.125 (3.18) (3.81) MIN 0.008 (0.20) IIN ·Com.cn 15° 0° 0.023 (0.58) 0.100 0.070 (1.78) 0.014 (0.36) (2.54) 0.030 (0.76) SEATING BSC SEATING 8-Pin Plastic DIP 20-Pin LCC (N-8) (E-20A) 0.200 (5.08) BSC 1 0.075 0.100 (2.54) 0.064 (1.63) (1.91) REF 0.342 (8.69) 0.280 (7.11) 0.240 (6.10) 0.100 (2.54) BSC $\begin{array}{c} 0.095 (2.41) \\ \hline 0.075 (1.90) \\ \hline 0.075 (0.18) \\ \hline 0.007 (0.18) \\ \hline 0.075 (1.91) \\ \hline 18 \\ \hline 19 \\ \hline 1$ PIN ' 0.015 (0.38) MIN × $MM_3$ ŧ 4 0.028 (0.71) 57 $\begin{array}{c} & \underbrace{ \begin{array}{c} - \underline{r} & \underline{0.028} & (0.71) \\ \hline & \underline{1} & \underline{0.022} & (0.56) \\ \hline & \underline{1} & 0.050 & (1.27) \\ \end{array} \\ & \begin{array}{c} 8 & \underline{1} & BSC \\ \hline & \underline{1} & \underline{1} \\ \end{array} \\ & \begin{array}{c} 4 & BSC \\ \hline & \underline{1} & \underline{1} \\ \end{array} \\ & \begin{array}{c} 4 & \underline{1} \\ \end{array} \\ & \begin{array}{c} 4 & \underline{1} \\ \end{array} \\ & \begin{array}{c} 4 & \underline{1} \\ \end{array} \\ \end{array}$ 0.358 (9.09) 0.011 (0.28) 0.325 (8.25) TOP VIEW 0.430 (10.92) BOTTOM VIEW 0.007 (0.18) R TYP 0.348 (8.84) ¥ MAX SQ 0.210 (5.33) MAX 0.060 (1.52) 0.015 (0.38) 0.195 (4.95) 0.115 (2.93) 0.075 (1.91) REF ŧ 4 (**→**) 0.150 (3.81) BSC ້45° TYP 4 0.088 (2.24) 0.055 (1.40) 0.130 0.160 (4.06) 0.015 (0.381) (3.30) 0.054 (1.37) 0.045 (1.14) 0.115 (2.93) 0.008 (0.204 0.022 (0.558) 0.014 (0.356) 0.100 (2.54) BSC • SEATING 0.070 (1.77) 0.045 (1.15)

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



