



OPA124

Low Noise Precision *Difet*® OPERATIONAL AMPLIFIER

FEATURES

LOW NOISE: 6nV/√Hz (10kHz)
 LOW BIAS CURRENT: 1pA max

• LOW OFFSET: 250μV max

LOW DRIFT: 2μV/°C max
 HIGH OPEN-LOOP GAIN: 120dB min

• HIGH COMMON-MODE REJECTION:

100dB min

 AVAILABLE IN 8-PIN PLASTIC DIP AND 8-PIN SOIC PACKAGES

DESCRIPTION

The OPA124 is a precision monolithic FET operational amplifier using a **Difet** (dielectrical isolation) manufacturing process. Outstanding DC and AC performance characteristics allow its use in the most critical instrumentation applications.


Bias current, noise, voltage offset, drift, open-loop gain, common-mode rejection and power supply rejection are superior to BIFET and CMOS amplifiers. *Difet* fabrication achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained over a wide input common-mode voltage range with unique cascode circuitry. This cascode design also allows high precision input specifications and reduced susceptibility to flicker noise. Laser trimming of thin-film resistors gives very low offset and drift.

Compared to the popular OPA111, the OPA124 gives comparable performance and is available in an 8-pin PDIP and 8-pin SOIC package.

BIFET® National Semiconductor Corp., *Difet*® Burr-Brown Corp.

APPLICATIONS

- PRECISION PHOTODIODE PREAMP
- MEDICAL EQUIPMENT
- **OPTOELECTRONICS**
- DATA ACQUISITION
- **TEST EQUIPMENT**



NOTES: (1) Omitted on SOIC. (2) Patented.

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At V_{CC} = ± 15 VDC and T_A = +25°C, unless otherwise noted.


		OPA124U, P		OPA124UA, PA		OPA124PB					
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
$\label{eq:problem} \begin{split} & \text{INPUT NOISE} \\ & \text{Voltage, } f_O = 10\text{Hz}^{(4)} \\ & f_O = 10\text{OHz}^{(4)} \\ & f_O = 1\text{kHz}^{(4)} \\ & f_O = 10\text{kHz}^{(5)} \\ & f_B = 10\text{Hz to } 10\text{kHz}^{(5)} \\ & f_B = 0.1\text{Hz to } 10\text{Hz} \\ & \text{Current, } f_B = 0.1\text{Hz to } 10\text{Hz} \\ & f_O = 0.1\text{Hz thru } 20\text{kHz} \end{split}$			40 15 8 6 0.7 1.6 9.5 0.5	80 40 15 8 1.2 3.3 15 0.8		* * * * * * * *	* * * * * * *		* * * * * * * *	* * * * * * *	nV/√Hz nV/√Hz nV/√Hz nV/√Hz μVrms μVp-p fAp-p fA/√Hz
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage vs Temperature Supply Rejection vs Temperature	$V_{CM} = 0 VDC$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $V_{CC} = \pm 10 V \text{ to } \pm 18 V$ $T_A = T_{MIN} \text{ to } T_{MAX}$	88 84	±200 ±4 110 100	±800 ±7.5	90 86	±150 ±2 *	±500 ±4	100 90	±100 ±1 *	±250 ±2	μV μV/°C dB dB
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{CM} = 0VDC		±1	±5		±0.5	±2		±0.35	±1	pА
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{CM} = 0VDC		±1	±5		±0.5	±1	400	±0.25	±0.5	pА
IMPEDANCE Differential Common-Mode			10 ¹³ 1 10 ¹⁴ 3		a	*	35 C	C	*		Ω pF Ω pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection vs Temperature	$V_{IN} = \pm 10 VDC$ $T_A = T_{MIN} \text{ to } T_{MAX}$	±10 92 86	±11 110 100	1	* 94 *	* *		* 100 90	* * *		V dB dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	106	125		*	*		120	*		dB
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate THD Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive ⁽²⁾	$20\text{Vp-p, R}_L = 2k\Omega$ $V_0 = \pm 10\text{V, R}_L = 2k\Omega$ $Gain = -1, R_L = 2k\Omega$ 10V Step $Gain = -1$	16 1	1.5 32 1.6 0.0003 6 10		*	* * * * * *		*	* * * * * *		MHz kHz V/µs % µs µs
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $DC, Open Loop$ $Gain = +1$	±11 ±5.5	±12 ±10 100 1000 40		* *	* * * *		* *	* * * * *		V mA Ω pF mA
POWER SUPPLY Rated Voltage Voltage Range, Derated Current, Quiescent	I _O = 0mADC	±5	±15	±18 3.5	*	*	* *	*	*	* *	VDC VDC mA
TEMPERATURE RANGE Specification Storage θ Junction-Ambient: PDIP SOIC	T_{MIN} and T_{MAX}	-25 -65	90 100	+85 +125	* *	*	* *	*	*	*	°C °C,W °C,W


^{*} Specification same as OPA124U, P

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up. For performance at other temperatures see Typical Performance Curves. (2) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (3) For performance at other temperatures see Typical Performance Curves. (4) Sample tested, 98% confidence. (5) Guaranteed by design.



CONNECTION DIAGRAMS





PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE	BIAS CURRENT pA, max	OFFSET DRIFT μV/°C, max
OPA124U	8-Lead SOIC	182	–25°C to +85°C	5	7.5
OPA124P	8-Pin Plastic DIP	006	−25°C to +85°C	5	7.5
OPA124UA	8-Lead SOIC	182	−25°C to +85°C	2	4
OPA124PA	8-Pin Plastic DIP	006	−25°C to +85°C	2	4
OPA124PB	8-Pin Plastic DIP	006	-25°C to +85°C	1	2

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS(1)



NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Packages must be derated based on $\theta_{\rm JA}=90^{\circ}{\rm C/W}$ for PDIP and $100^{\circ}{\rm C/W}$ for SOIC. (3) For supply voltages less than $\pm 18{\rm VDC}$, the absolute maximum input voltage is equal to $\pm 18{\rm V}$ V $_{\rm IN}>-{\rm V}_{\rm CC}-6{\rm V}$. See Figure 2. (4) Short circuit may be to power supply common only. Rating applies to $\pm 25^{\circ}{\rm C}$ ambient. Observe dissipation limit and T₁.

ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


TYPICAL PERFORMANCE CURVES


At $T_A = +25$ °C, and $V_{CC} = \pm 15$ VDC, unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25$ °C, and $V_{CC} = \pm 15$ VDC, unless otherwise noted.













TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, and V_{CC} = ±15VDC, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^{\circ}C$, and $V_{CC} = \pm 15 VDC$, unless otherwise noted.









7

APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA124 offset voltage is laser-trimmed and will require no further trim for most applications. In order to reduce layout leakage errors, the offset adjust capability has been removed from the SOIC versions (OPA124UA and OPA124U). The PDIP versions (OPA124PB, OPA124PA, and OPA124P) do have pins available for offset adjustment. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3\mu V/^{\circ}C$ for each $100\mu V$ of adjusted offset. The correct circuit configuration for offset adjust for the PDIP packages is shown in Figure 1.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{CC}$.

Unlike BIFET amplifiers, the **Difet** OPA124 requires input current limiting resistors only if its input voltage is greater than 6V more negative than $-V_{CC}$. A $10k\Omega$ series resistor will limit input current to a safe level with up to ± 15 V input levels, even if both supply voltages are lost (Figure 2).

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA124. To avoid leakage problems, the OPA124 should be soldered directly into a printed circuit board. Utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier substrate should be connected to any input shield or guard via pin 8 minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 should be connected to ground.




FIGURE 1. Offset Voltage Trim for PDIP packages.




FIGURE 2. Input Current vs Input Voltage with ±V_{CC} Pins Grounded.




FIGURE 3. Connection of Input Guard.

