

OZ990 Intelligent Manager Smart PMU/GPIO

FEATURES

- SMBus 1.0 Compliant
- Support Pentium class and x86-based designs
- PMU, GPIO, and Alternative PMU modes
- WAKE output and Suspend Status input operates synchronously with PMU in notebook chipsets
- LOW power-saving Suspend mode
- Hardware Debounced Wakeup/Suspend input as pushbutton
- 4 Power Control programmable outputs with builtin Power Sequencing at 10 ms to 1 second programmable intervals
- Optional Wakeup-Disable inputs
- Optional Power-On inputs
- 8 programmable interrupt inputs for SMIEVENT or SMBALERT#
- 8 Suspend/Wakeup edge-triggered programmable inputs
- 20 possible programmable edge-sensitive General Purpose Inputs/Outputs
- 8 Auto LED Flash(ALF) programmable outputs with 10% or 50% duty cycles
- LOW power hardware driven speaker alarm output
- Up to 6 programmable unique addresses for device cascade
- 8 power-on modularized hardware ID programmable inputs
- 32KHz operating frequency
- 5 V tolerant inputs
- Supports both 3.3 V and 5 V operating environments
- Software programming kit available

ORDERING INFORMATION

OZ990S - 28 SSOP

GENERAL DESCRIPTION


OZ990 Smart PMU/GPIO O₂Micro's (Power Management Unit/General Purpose Input Output) unit allows the implementation of Green PC Desktop Chipsets in notebook designs at considerably lower cost than conventional methods while closing the technology gap between desktop and notebook computers by offering an extensive number of powerful power management and general purpose I/O features. With the OZ990 stand-alone PMU capability. the ability to provide the One-Shot Design for PMU/BIOS practically eliminates the need to redesign PMUs to match the ever-changing core logic chipsets. The OZ990 provides the perfect solution for leading notebook vendors to stay ahead of the competition.

The OZ990 is an SMBus 1.0 compliant device with 4 **Power Control and 16 Programmable General Purpose I/Os pins** flexible for a variety of functions such as Power Control with sequencing, programmable inputs/outputs, SMB/SMI interrupt service, power-saving, Suspend/Wakeup, modularized hardware ID, and Auto LED Flash (ALF) status display. Other features include hardware-driven speaker alarm output and Suspend/Wakeup button.

As a Pentium class and x86-based system compatible device, the OZ990 is a highly cost-effective and practical solution for today's notebook and palmtop computers, pen-based data systems, personal digital assistants, and portable data-collection terminals.

OZ990

PIN ASSIGNMENT



PIN CONFIGURATION

Name	Pin No.	Turno	Input	Drive	Definition			
SMBCLK		Туре	Input	Drive				
SWBCLK	1 I TTL SMBus Clock Input SMBus Clock Input for SMBus protocol communication.							
	2				CMDue Date Innut/Output			
SMBDATA	-		TTL	12mA	SMBus Data Input/Output			
DWDOD	SMBus Data Input/Output for SMBus protocol communication.							
PWRGD	3		TTL	-	Host System Power Good			
	This pin indicates that the host system's power, including the Core Logic chipsets, is stable. Before the host							
	system's power is stable, this input pin will tri-state all the output pins from OZ990 with the exception of the							
	Power Control pins. The state of the PWRGD pin determines whether the OZ990 is in PMU or Alternate							
	PMU mode when RESETN is active. When pin MODE=1 and pin PWRGD=0, the OZ990 is in PMU mode. When pin MODE=1 and pin PWRGD=1, the OZ990 is in Alternate PMU mode.							
MODE	4		TTI	52990 IS III AIU	OZ990 Mode Input			
WODE		I 2 modes of						
	The OZ990 has 3 modes of operation: GPIO(with 20 GPIOs available), PMU(with 16 GPIOs available), and							
	Alternate PMU(with 16 GPIOs available). To use the OZ990 as a PMU, tie MODE pin to VDD and set							
	PWRGD LOW. For Alternate PMU mode, tie MODE pin to VDD and set PWRGD HIGH. For GPIO-only mode, tie MODE pin LOW. Refer to MODE description for more details.							
PC[3:0]/	[8:5]	I/O		4mA	Power Control Outputs /			
GPIO[19:16]	[0.0]	1/0		-111/ (General Purpose I/Os			
	Pins PC[3:0]/GPIO[19:16] can be used as Power Control outputs for cold start, reset, Suspend, and Wakeup							
	or as regular GPIOs. Upon power up, if the OZ990 is in PMU mode, PC[3:0] will default to 0, with OZ990							
	initially in Suspend mode. By default, on a falling edge-triggered SRBTN#/GPIO[15] (with Wakeup function),							
	PC[3:0] will be set to 1 to power on the system. On a subsequent trigger of GPIO[15:8]'s Suspend and							
		set to 1 to p	power on the sy	stem. On a su	ubsequent trigger of GPIO[15:8]'s Suspend and			
	PC[3:0] will be Wakeup function	ons, the value	s in PC_SUSPÉ	ND[3:0] and P	C_WAKE[3:0] in register 0Bh will be copied onto			
	PC[3:0] will be Wakeup function the PC[3:0] out	ons, the value tput pins. Add	s in PC_SUSPÉ ditionally, the OZ	ND[3:0] and P 2990 provides	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8			
	PC[3:0] will be Wakeup function the PC[3:0] ou different progra	ons, the value tput pins. Add ammable valu	s in PC_SUSPÉ ditionally, the Oz es of staggering	ND[3:0] and P 2990 provides time for the F	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable			
	PC[3:0] will be Wakeup function the PC[3:0] ou different progra just like the GI	ons, the value tput pins. Ado ammable valu PIO[19:16] pir	s in PC_SUSPÉ ditionally, the Oz es of staggering	ND[3:0] and P 2990 provides time for the F	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output	ons, the value tput pins. Ada ammable valu PIO[19:16] pir data values.	s in PC_SUSPÉ ditionally, the Oz es of staggering as but with bits F	ND[3:0] and Po 2990 provides time for the F PCI[3:0] in regi	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register			
GPIO[0]/	PC[3:0] will be Wakeup function the PC[3:0] ou different progra just like the GI	ons, the value tput pins. Ado ammable valu PIO[19:16] pir	s in PC_SUSPÉ ditionally, the Oz es of staggering	ND[3:0] and P 2990 provides time for the F	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O /			
GPIO[0]/ SMIEVENT	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values.	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F	ND[3:0] and P0 2990 provides time for the F PCI[3:0] in regi 4mA	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values. I/O nable GPIOs t	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F TTL hat can be used	ND[3:0] and Po 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm SMIEVENT out	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values. I/O nable GPIOs t tput as an al	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F TTL hat can be used ternate function.	ND[3:0] and Po 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has inults as outputs in PMU mode, and as input in			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm SMIEVENT out Alternate PMU	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values. I/O nable GPIOs t tput as an al and GPIO m	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F TTL hat can be used ternate function. odes. It is also p	ND[3:0] and Po 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa programmable	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has ults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output,			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm SMIEVENT out Alternate PMU ALF[0] output,	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values. I/O nable GPIOs t tput as an al and GPIO m PWRON inpu	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits f TTL hat can be used ternate function. odes. It is also p it, WAKE_DIS in	ND[3:0] and Pu 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa programmable put, or ID[0] ir	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has ults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, aput(in Alternate PMU and GPIO modes). When			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm SMIEVENT out Alternate PMU ALF[0] output, implementing a	ons, the value tput pins. Add ammable valu PIO[19:16] pir data values. I/O nable GPIOs t tput as an al and GPIO m PWRON input as ID[0] input	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F TTL hat can be used ternate function. odes. It is also p it, WAKE_DIS in c, GPIO[0]/SMIE	ND[3:0] and Pu 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPIO[0] defa orogrammable uput, or ID[0] ir VENT pin is in	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPIO[0] has iults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, input(in Alternate PMU and GPIO modes). When internally latched from external pull-ups or pull-			
	PC[3:0] will be Wakeup function the PC[3:0] out different progra- just like the GI 0Ch as output 9 Fully programm SMIEVENT out Alternate PMU ALF[0] output, implementing a downs, when	ons, the value tput pins. Add ammable valu PIO[19:16] pin data values. I/O nable GPIOs t tput as an al and GPIO m PWRON input as ID[0] input RESETN is	s in PC_SUSPÉ ditionally, the OZ es of staggering is but with bits F TTL hat can be used ternate function. odes. It is also p it, WAKE_DIS ir ;, GPIO[0]/SMIE LOW. The va	ND[3:0] and Pu 2990 provides time for the F PCI[3:0] in regi 4mA for a variety of GPI0[0] defa orogrammable put, or ID[0] ir VENT pin is in alues will be	C_WAKE[3:0] in register 0Bh will be copied onto a power sequencing feature that allows up to 8 PC[3:0] outputs. PC[3:0] are also programmable ster 0Bh as input data and PCO[3:0] in register General Purpose I/O / SMIEVENT dedicated or specific functions. Pin GPI0[0] has iults as outputs in PMU mode, and as input in to function as either GPI[0] input, GPO[0]output, input(in Alternate PMU and GPI0 modes). When			

OZ990

Name	Pin No.	Туре	Input	Drive	Definition			
GPIO[1]/ WAKE	10	I/O	TTL	4mA	General Purpose I/O / WAKE			
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin GPIO[1] has							
	WAKE output as an alternate function. GPIO[1] pin defaults as WAKE output in PMU mode, and as input in							
					function as GPI[1] input, GPO[1]output, ALF[1]			
					n implementing as ID[1] input, GPIO[1]/WAKE			
	stored permanent	ly in the ID Re	distor and CPI	VI PUII-OOWNS	when RESETN is LOW. The values will be can then be reconfigured as an output. Refer			
					fig. Tables for input/output selections.			
GPIO[2]/ SMBALERT#	11	Ī/O	TTL	4mA	General Purpose I/O / SMBALERT#			
					f dedicated or specific functions. Pin GPIO[2]			
	defaults as input in all modes. This pin, when programmed as an alternate function, can generate the SMBALERT# interrupt. SMBALERT# is an interrupt service request signal to the SMBus Host which can be							
					PIO[2]/SMBALERT# is also programmable to			
					PWRON input, WAKE_DIS input, or ID[2] input			
					n is internally latched from external pull-ups of			
					be stored permanently in the ID Register and			
					PIO Config.1&2 Registers for more details and			
	GPIO Config. Tab		ections.	•				
GPIO[4:3]	[13:12]	I/O	TTL	4mA	General Purpose I/Os			
					dedicated or specific functions. Pins GPIO[4:3			
					unction as GPI[4:3] inputs, GPO[4:3] outputs			
					3] inputs. When implemented as ID[4:3] inputs			
					or pull-downs, when RESETN is LOW. The [13] pins can then be reconfigured as outputs			
					O Config. Tables for input/output selections.			
SMBIDSEL	[17:15]	I/O-U	TTL	4mA	SMBus ID Selects/			
[2:0]/ GPO[7:5]	[0]			G	General Purpose Outputs			
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin							
	SMBIDSEL[2:0]/GPO[7:5] defaults as an input in all modes. Upon power on, when RESETN is LOW, these							
	pins are internally latched to determine which SMBus address is used for the OZ990. It is also programmable							
	to function as eith							
GPIO[14:8]	[24:18]		TTL	4mA	General Purpose I/Os			
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pins GPIO[14:8]							
	default as inputs in all modes. Pins GPIO[14:8] as inputs are programmable to generate SMI/SMB interrupts and WAKE signal(pin GPIO[1]), to enter Suspend mode, or to resume Wakeup mode from Suspend							
					ble to function as GPI[14:8] inputs, GPO[14:8			
					IO Config.1&2 Registers for more details and			
	GPIO Config. Tab				5 5			
SRBTN#/ GPIO[15]	25	I/O	TTL	4mA	Suspend/Resume Button / General Purpose I/O			
					dicated or specific functions. In PMU mode, this			
					p" function triggered on the falling edge to turr			
	on pins PC[3:0]	(PC[3:0]=1). T	his pin can be	tied to a pus	shbutton to toggle between Suspend/Wakeu			
					defaults as input. This pin is programmable to			
					 to enter Suspend mode, resume Wakeup in is also programmable to function as GPI[15 			
					Refer to GPIO Config.1&2 Registers for more			
	details and GPIO							
RESETN	26	I	TTL	-	Reset			
					registers to their default values. This pin is			
	connected to the	RC delay from		lied to OZ990.				
32KHz	27	<u> </u>	TTL	-	32KHz Clock Input			
CND	32KHz Clock Inpu		I		Ground			
GND	14 Cround	GND	-	-	Ground			
VCC	Ground. 28	PWR			3.3V/5V Power Supply			
100			-	-	3.3V/3V Fower Supply			
	3.3V or 5V Power Supply.							

GPIO PINS ALTERNATE USAGE

Name			Alternate Usage	
	PMU Mode	Alt PMU mode	GPIO mode	
	MODE=1	MODE=1	MODE=0	
	PWRGD=0	PWRGD=1		
PC[0] / GPIO[16]	PCO[0]	PCO[0]	GPI[16]	GPI[16], GPO[16]
PC[1] / GPIO[17]	PCO[1]	PCO[1]	GPI[17]	GPI[17], GPO[17]
PC[2] / GPIO[18]	PCO[2]	PCO[2]	GPI[18]	GPI[18], GPO[18]
PC[3] / GPIO[19]	PCO[3]	PCO[3]	GPI[19]	GPI[19], GPO[19]
GPIO[0]/SMIEVENT	GPO[0] (SMIEVENT)	GPI[0]	GPI[0]	GPI[0], GPO[0]
				ALF[0]
				ID[0]
				DIS_WAKE
		00/41		PWRON
GPIO[1]/WAKE	GPO[1] (WAKE)	GPI[1]	GPI[1]	GPI[1], GPO[1]
				ALF[1] ID[1]
				DIS WAKE
				PWRON
GPIO[2]/SMBALERT#	GPI[2]	GPI[2]	GPI[2]	SMBALERT#
				GPO[2]
				ALF[2]
			S	ID[2]
			A LA	DIS_WAKE
				PWRON
GPIO[3]	GPI[3]	GPI[3]	GPI[3]	GPO[3]
				ALF[3]
		- 3 <u>6</u>		ID[3]
			-01	DIS_WAKE
				PWRON
GPIO[4]	GPI[4]	GPI[4]	GPI[4]	GPO[4]
				ALF[4]
				ID[4]
				DIS_WAKE
				PWRON
SMBIDSEL[0]/GPO[5]	GPI[5]	GPI[5]	GPI[5]	GPO[5]
	O D V OI	0.5//01	0.5//01	ALF[5]
SMBIDSEL[1]/GPO[6]	GPI[6]	GPI[6]	GPI[6]	GPO[6]
	ODUZI	00//71		ALF[6]
SMBIDSEL[2]/GPO[7]	GPI[7]	GPI[7]	GPI[7]	GPO[7]
	CDI(0)			ALF[7]
GPIO[8]	GPI[8]	GPI[8]	GPI[8]	GPO[8] DIS_WAKE
				PWRON
GPIO[9]	GPI[9]	GPI[9]	GPI[9]	GPO[9]
GFIO[9]	GFI[9]	GFi[9]	Grilaj	DIS WAKE
				PWRON
GPIO[10]	GPI[10]	GPI[10]	GPI[10]	GPO[10]
				DIS WAKE
				PWRON
GPIO[11]	GPI[11]	GPI[11]	GPI[11]	GPO[11]
				DIS_WAKE
				PWRON
GPIO[12]	GPI[12]	GPI[12]	GPI[12]	GPO[12]
- 1 3				DIS_WAKE
				PWRON
GPIO[13]	GPI[13]	GPI[13]	GPI[13]	GPO[13]
				DIS_WAKE
				PWRON
GPIO[14]	GPI[14]	GPI[14]	GPI[14]	GPO[14]
				DIS_WAKE
				PWRON
SRBTN#/GPIO[15]	GPI[15] (has 'Wake-	GPI[15]	GPI[15]	GPO[15]
	up' function)			DIS_WAKE
	1	1	1	PWRON

Note: GPI[15:8] are SMI/SMB interruptible.

OZ990 PACKAGE INFORMATION

