



#### **FEATURES**

- Single-chip CardBus host adapter
- Supports 2 PCMCIA 1.0 and JEIDA 4.2 R2 cards or 2 CardBus cards
- ACPI-PCI Bus Power Management Interface Specification Rev1.0 Compliant
- Supports OnNow LAN wakeup, OnNow Ring Indicate, PCI CLKRUN#, PME#, and CardBus CCLKRUN#
- Compliant with PCI specification v2.1S, 1998 PC Card Standard 7.0
- Yenta PCI to PCMCIA CardBus Bridge register compatible
- ExCA (Exchangeable Card Architecture) compatible registers map-able in memory and I/O space
- Intel 82365SL PCIC Register Compatible
- Supports PCMCIA\_ATA Specification
- Supports 5V/3.3V PC Cards and 3.3V CardBus cards
- Supports two PC Card or CardBus slots with hot insertion and removal
- Supports multiple FIFOs for PCI/CardBus data transfer
- Supports Direct Memory Access for PC/PCI and PC/Way on PC Card socket
- Programmable interrupt protocol: PCI, PCI+ISA, PCI/Way, or PC/PCI interrupt signaling modes
- Win'98 IRQ and PC-97/98 compliant
- Parallel or Serial interface for socket power control devices (TI or Micrel)
- Zoomed Video Support
- Integrated PC 98 Subsystem Vendor ID support, with auto lock bit
- LED Activity Pins

#### ORDERING INFORMATION

OZ6833T – 208 pin TQFP OZ6833B – 208 pin Mini-BGA

### **GENERAL DESCRIPTION**

The OZ6833 ACPI CardBus controller provides a high performance, synchronous, 32-bit, bus master/target interface between computers and plug in PC Cards. CardBus is the new 32-bit interface standard of Personal Computer Memory Card International Association, PCMCIA. The CardBus provides 32-bit interface with multiplexed address and data lines. This will allow the addition of high performance computer system enhancements and new functions in a user-friendly way. Further, the expansion capability of the CardBus will provide benefits to the end user. CardBus is intended to

### **ACPI CardBus Controller**

support "temporal" add-in functions on PC Cards, such as Memory cards, Network interfaces, FAX/Modems and other wireless communication cards, etc. The high performance and capability of the CardBus interface will enable further development of many new functions and applications.

The OZ6833 CardBus controller is a 33MHz PCI compliant master/target device that attaches to the PCI bus and manages two PC Card sockets. The PC Card sockets support both 3.3V / 5V versions of 8/16-bit PCMCIA R2 card or 32-bit CardBus card. R2 card support is compatible with the Intel 82365SL PCIC controller. CardBus card support is fully compatible with the 1998 PC Card Standard V7.0. The OZ6833 is a stand alone device. It does not require an additional buffer chip for the two PC Card socket interface. The OZ6833 is implemented with a complex multiple FIFO data buffer for the PCI and CardBus interface to provide better PCI/CardBus access.


The FIFO buffers allow the bridge to accept data from a target bus while moving data to it, facilitating deadlock prevention. In addition, the OZ6833 is designed with dynamic PC Card hot insertion and removal and auto configuration capabilities.

The OZ6833 ACPI CardBus Controller provides the power saving mixed 5V / 3.3V capability. An advance CMOS process minimizes system power consumption. The device also provides a power-down mode, allowing host software to reduce power consumption further while stopping internal clock distribution and the clocks on PC Card sockets. The OZ6833 is not only a CardBus bridge, but also a socket controller. The OZ6833 supports two master devices and arbitrates the priority of each. Further, it supports inter CardBus direct data transfer. The register set in the OZ6833 is the superset of the OZ67xx register set, assuring full compatibility with existing socket/card-services software and PC-card applications. The OZ6833 provides the most advanced design flexibility for the PC Card interface in notebook computer design.

To enhance the performance between the PCI bus and any CardBus card, two buffers (each composed of 16 double words) are added on both sides going from PCI to CardBus or the other way around. By implementing these buffers, the OZ6833 will not refuse data from a target bus while moving data and preventing deadlock situations.


In order to allow maximum flexibility for system designers, the CINT# of the PC card 32-bit may be programmed to steer to either INTA# or INTB# of the PCI bus. Further, the interrupts may be programmed to route through the bridge to either PCI INT lines or IRQ interrupts on the ISA bus.

### FUNCTIONAL BLOCK DIAGRAM



#### SYSTEM BLOCK DIAGRAM

The following diagram is a typical system block diagram utilizing the OZ6833 ACPI CardBus controller with other related chipsets.



#### IRQ7/SIN#/B\_VPP\_ B\_A6/CAD20 B\_VS2/CAP2 CORE\_VCC B\_A5/CAD21 B\_A5/CAD21 B\_A4/CAD22 B\_VA/T#/CSERR# B\_A4/CAD23 B\_NPACK#/CREC4 B\_A2/CAD23 B\_A2/CAD23 B\_A1/CAD25 B\_A1/CAD25 B\_A0/CAD26 B\_BVD1/CSTCH6 B\_D0/CAD27 B\_D0/CAD27 B\_D8/CAD28 B\_D1/CAD29 B\_D2/CAD30 B\_D2/CAD30 B\_D2/CAD30 B\_D10/CAD31 3\_RDY\_IREQ#/CINT# B\_A21/CDEVSEL# B\_A16/CCLK ,U œ π B\_D10/CAD31 B\_SOCKET\_VCC 3\_WP/CCLKRUN# IRQ14/CLKRUN# B\_A22/CTRDY# B\_A15/CIRDY# }\_A23/CFRAME# π IRQ12/PME# 3\_A19/CBLOCK# B\_WE#/CGNT# B\_A20/CSTOP# œ 3\_SOCKET\_VCC B\_A18/RFU B\_A14/CPERR# π ייש<sub>ו</sub> ש \_BVD2/CAUDIC 3\_A12/CCBE2# B\_A24/CAD17 B\_A7/CAD18 B\_A25/CAD19 **IRQ5/SERIRQ** INTA# 3\_A8/CCBE1# 3\_A17/CAD16 B\_A13/CPAR IRQ4/INTB# RST# PGM GND 2 2 2 2 2 2 2 2 1 PCI\_CLK PCI\_GNT# 1 B IOWR#/CAD15 2 3 4 5 6 7 8 9 10 B\_A9/CAD14 B\_IORD#/CAD13 \_ PCI REO# AD31 B\_A11/CAD12 B\_VS1/CVS1 153 AD30 \_ 152 PCI\_VCC AD29 151 B OE#/CAD11 150 B\_CE2#/CAD10 AD28 COM.CN 149 B A10/CAD9 AD27 B\_D15/CAD8 B\_CE1#/CCBE0# 148 AD26 \_ 147 AD25 B\_VPP\_VCC B\_D14/RFU 11 146 AD24 12 145 C/BE3# 13 14 15 144 B D7/CAD7 CORE\_GND 143 142 B\_SOCKET\_VCC B\_D13/CAD6 IDSEL -AD23 B\_D6/CAD5 B\_D12/CAD4 16 17 141 AD22 \_ 140 AD21 AD20 18 139 B D5/CAD3 19 20 21 22 B\_D11/CAD2 B\_D4/CAD1 138 AD19 \_ 137 PCI\_VCC \_ B\_CD1#/CCD1# B\_D3/CAD0 136 AD18 135 AD17 CORE\_VCC LED\_OUT/SKT\_ACTIVITY 23 O,Micro, Inc. 134 22 AD16 24 25 133 C/BE2# CORE\_GND FRAME# \_ SCLK/A\_VCC5# SDATA/B\_VCC3# SLATCH/B\_VCC\_5# **OZ6833** 132 26 27 131 130 CORE\_GND CORE\_GND SPKR\_OUT# 28 129 IRDY# 29 30 128 TRDY# \_ 127 AUX VCC DEVSEL# 31 32 126 A\_CD2#/CCD2# A\_WP/CCLKRUN# STOP# 125 PERR# A\_D10/CAD31 A\_D2/RFU 33 124 SERR# 34 35 123 PAR \_ 122 A D9/CAD30 C/BE1# 36 37 121 A\_D1/CAD29 PCI VCC \_ 120 A D8/CAD28 AD15 A\_D0/CAD27 A\_BVD1/STSCHG 38 119 AD14 39 40 118 \_ AD13 117 A SOCKET VCC AD12 A\_A0/CAD26 A\_VPP\_VCC 41 116 AD11 \_ 42 115 AD10 A\_BVD2/CAUDIO A\_A1/CAD25 43 114 CORE GND -44 45 113 AD9 AD8 \_ 112 A REG#/CCBE3# 111 110 46 A\_A2/CAD24 C/BE0# 47 C/BE0# AD7 AD6 PCI\_VCC AD5 AD4 A INPACK#/CREQ# 48 A\_A3/CAD23 A\_WAIT#/CSERR# 109 \_ 49 50 108 \_ 107 A A4/CAD22 51 106 A\_RESET/CRESET# 52 105 A A5/CAD21 A.A7/CAD18 A.A24/CAD17 SOCKET\_VCC A.A21/CCBE2# A.A15/CICPX# A.A15/CICPX# A.A21/CDEVSEL# A.A21/CAD16 A.A21/CAD17 A.A11/CAD12 A.A11/CAD12 A.A11/CAD12 A.A11/CAD12 A.A11/CAD12 A.A11/CAD12 A.A11/CAD12 A.D15/CAD3 A.D15/CAD5 A.D11/CAD2 A.D11 CORE\_GND AD0 AD1 AD2 AD3 GND LOCK# A\_VS2/CVS2 A\_A6/CAD20 A\_A25/CAD19

#### **PIN DIAGRAM - 208 PIN TQFP**

#### PIN LIST Bold Text = Normal Default Pin Name

#### **PCI Bus Interface Pins**

| Pin Name   | Description  | Pin N   | umber  | Input | Туре | Power | Drive    |
|------------|--|---|--|-------|------|-------|----------|
| FIII Name  | Description  | TQFP  | BGA  | mput  | Type | Rail  | Drive    |
| AD[31:0]   | PCI Bus Address Input/Data: These<br>pins connect to PCI bus signals AD[31:0].<br>A Bus transaction consists of an address<br>phase followed by one or more data<br>phases.  | 4-5, 7-12, 16-<br>20, 22-24, 38-<br>43, 45-46, 48-<br>49, 51-56 | B1, C1, D2, D1,<br>E4, E3, E2, E1,<br>G4, F1, G2,<br>G3, H4, H2,<br>H3, J4, M2, M3,<br>N4, M1, N2,<br>N1, P2, P1, P3,<br>R2, R3, T2, U1,<br>T3, U2, P4 | TTL   | I/O  | 4     | PCI Spec |
| C/BE[3:0]# | PCI Bus Command/Byte Enable: The command signaling and byte enables are multiplexed on the same pins. During the address phase of a transaction, C/BE[3:0]# are interpreted as the bus commands. During the data phase, C/BE[3:0]# are interpreted as byte enables. The byte enables are to be valid for the entirety of each data phase, and they indicate which bytes in the 32-bit data path are to carry meaningful data for the current data phase. | 13, 25, 36, 47  | F4, H1, M4, R1   | TTL   | I/O  | 4     | -        |
| FRAME#     | <b>Cycle Frame:</b> This input indicates to the OZ6833 that a bus transaction is beginning. While FRAME# is asserted, data transfers continue. When FRAME# is de-asserted, the transaction is in its final phases.   | 27  | CO J3  | TTL   | I/O  | 4     | -        |
| IRDY#      | <b>Initiator Ready:</b> This input indicates the initiating agent's ability to complete the current data phase of the transaction. IRDY# is used in conjunction with TRDY#.  | 29  | J1   | TTL   | I/O  | 4     | -        |
| TRDY#      | <b>Target Ready:</b> This output indicates target Agent's the OZ6833's ability to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#.   | 30  | K2   | TTL   | I/O  | 4     | PCI Spec |
| STOP#      | <b>Stop:</b> This output indicates the current target is requesting the master to stop the current transaction.  | 32  | L4   | TTL   | I/O  | 4     | PCI Spec |
| IDSEL      | <b>Initialization Device Select:</b> This input is<br>used as a chip select during configuration<br>read and write transactions. This is a<br>point-to-point signal. IDSEL can be used<br>as a chip select during configuration read<br>and write transactions.  | 15  | F3   | TTL   | 1    | 4     | -        |
| DEVSEL#    | <b>Device Select:</b> This output is driven<br>active LOW when the PCI address is<br>recognized as supported, thereby acting<br>as the target for the current PCI cycle.<br>The Target must respond before timeout<br>occurs or the cycle will terminate.  | 31  | КЗ   | TTL   | I/O  | 4     | PCI Spec |
| PERR#      | <b>Parity Error:</b> The output is driven active LOW when a data parity error is detected during a write phase.  | 33  | K1   | -     | то   | 4     | PCI Spec |

| Pin Name  | Description   | Pin N | umber | Input | Туре | Power | Drive    |
|-----------|---|-------|-------|-------|------|-------|----------|
| FIII Name | Description   | TQFP  | BGA   | Input | Type | Rail  | Drive    |
| SERR#     | <b>System Error:</b> This output is driven active LOW to indicate an address parity error.  | 34    | L2    | -     | то   | 4     | PCI Spec |
| PAR       | <b>Parity:</b> This pin generates PCI parity and<br>ensures even parity across AD[31:0] and<br>C/BE[3:0]#. During the address phase,<br>PAR is valid after one clock. With data<br>phases, PAR is stable one clock after a<br>write or read transaction.  | 35    | L3    | TTL   | I/O  | 4     | PCI Spec |
| PCI_CLK   | <b>PCI Clock:</b> This input provides timing for<br>all transactions on the PCI bus to and from<br>the OZ6833. All PCI bus signals, except<br>RST#, are sampled and driven on the<br>rising edge of PCI_CLK. This input can be<br>operated at frequencies from 0 to 33MHz.  | 1     | A1    | TTL   | I    | 4     | -        |
| RST#      | <b>Device Reset</b> : This input is used to initialize all registers and internal logic to their reset states and place most OZ6833 pins in a HIGH-impedance state.   | 207   | C3    | TTL   | 1    | 1     | -        |
| RI_OUT    | <ul> <li>Ring Indicate Out: This pin is Ring<br/>Indicate when the following occurs while<br/>O<sub>2</sub> Mode Control B Register (index 2Eh)<br/>bit 7 is set to 1:</li> <li>1) Power Control (Index+02h) bit 7 set<br/>to 1</li> <li>2) Interrupt and General Control</li> </ul>  | 72    |       | n     | то   | 1     | 4mA      |
|           | (Index+03h) bit 7 set to 1<br>3) PCI O <sub>2</sub> Micro Control 2 (Offset: D4h)<br>bit X = 0  |       | COT   |       |      |       |          |
| CLKRUN#   | PCI Clock Run Request: This signal is<br>used by the central resource to request<br>permission to stop the PCI clock or to slow<br>it down, and the OZ6833 responds<br>accordingly. To enable the CLKRUN#<br>signal, you need to enable ExCA register<br>3B bit[3:2].   | 208   | B2    | TTL   | I/O  | 4     | PCI Spec |
| PME#      | <b>Power Management Event:</b> A power<br>management event is the process by<br>which the OZ6833 can request a change<br>of its power consumption state. Usually, a<br>PME occurs during a request to change<br>from a power saving state to the fully<br>operational state.  | 163   | D13   | -     | то   | 5     | 4mA      |
| SKTB_ACTV | Socket B Activity: This signal indicates<br>that there is any activity on the socket B<br>read/write access. Refer to PCI<br>Configuration Register 90h.  | 193   | A7    | -     | ТО   | 1     | 4mA      |
| INTA#     | PCI Bus Interrupt A: This output<br>indicates a programmable interrupt<br>request generated from any of a number<br>of card actions. Although there is no<br>specific mapping requirement for<br>connecting interrupt lines from the<br>OZ6833 to the system, a common use is<br>to connect this pin to the system PCI bus<br>INTA# signal. | 203   | A3    | -     | ТО   | 4     | PCI Spec |

| Pin Name         | Description   | Pin N         | umber          | Input | Type | Power | Drive    |
|------------------|---|---------------|----------------|-------|------|-------|----------|
| Pin Name         | Description   | TQFP          | BGA            | input | Туре | Rail  | Drive    |
| INTB#            | PCI Bus Interrupt B: This output<br>indicates a programmable interrupt<br>request generated from any of a number<br>of card actions. Although there is no<br>specific mapping requirement for<br>connecting interrupt lines from the<br>OZ6833 to the system, a common use is<br>to connect this pin to the system PCI bus<br>INTB# signal. | 204           | C4             | -     | ТО   | 4     | PCI Spec |
| SOUT#/<br>IRQSER | <b>SOUT#/IRQSER:</b> In PC/PCI Serial<br>Interrupt Signaling mode, this pin is the<br>serial interrupt output, SOUT#. In PC/Way<br>mode, this pin is the IRQ serializer pin to<br>the interrupt controller.   | 205           | В3             | TTL   | I/O  | 4     | PCI Spec |
| SIN#             | <b>SIN#:</b> In PC/PCI Serial Input Signaling mode, this pin is the serial interrupt input, SIN#.   | 206           | A2             | TTL   | I/O  | 4     | PCI Spec |
| GNT#             | <b>Grant:</b> This signal indicates that access to the bus has been granted.  | 2             | D4             | TTL   | I    | 4     | PCI Spec |
| REQ#             | <b>Request:</b> This signal indicates to the arbiter that the OZ6833 requests use of the bus.   | 3             | C2             | N/A   | то   | 4     | PCI Spec |
| LOCK#            | <b>PCI LOCK#:</b> This signal is used by a PCI master to perform a locked transaction to a target memory. LOCK# is used to prevent more than one master from using a particular system resource.  | 58            | Som.C          | TTL   | I/O  | 4     | PCI Spec |
| PCI_VCC          | PCI Bus VCC: These pins can be<br>connected to either a 3.3- or 5-volt power<br>supply. The PCI bus interface pin outputs<br>listed in this table (Table 2-1) will operate<br>at the voltage applied to these pins,<br>independent of the voltage applied to<br>other OZ6833 pin groups.  | 6, 21, 37, 50 | D3, G1, L1, T1 | -     | PWR  |       | -        |

### PCMCIA Sockets Interface Pins Socket A pin number --- Socket B pin number

|                          |  |            | Pin N       | umber       |             |     |     |        |                  |
|--------------------------|--|------------|-------------|-------------|-------------|-----|-----|--------|------------------|
| Name <sup>1</sup>        | Description <sup>2</sup>   | Soc        | ket A       | Socket B    |             | Qty | I/O | Pwr    | Drive            |
|                          |  | TQFP       | BGA         | TQFP        | BGA         |     |     |        |                  |
| -REG#/<br>CCBE3#         | <b>Register Access:</b> During PCMCIA<br>memory cycles, this output chooses<br>between attribute and common<br>memory. During I/O cycles for non-DMA<br>transfers, this signal is active (low).<br>During ATA mode, this signal is always<br>inactive. For DMA cycles on the<br>OZ6833 to a DMA-capable card, -REG<br>is inactive during I/O cycles to indicate<br>DACK to the PCMCIA card.<br><b>CardBus Command Byte Enable:</b> In<br>CardBus mode, this pin is the CCBE3#. | 112        | P15         | 188         | D7          | 1   | I/O | 2 or 3 | CardBus<br>spec. |
| A[25:24]/<br>CAD[19, 17] | PCMCIA socket address 25:24 outputs.<br>CardBus Address/Data: CardBus<br>mode, these pins are the CAD bits 19<br>and 17.   | 102,<br>99 | R15,<br>U15 | 176,<br>174 | D10,<br>B11 | 2   | I/O | 2 or 3 | CardBus<br>spec. |
| A23/<br>CFRAME#          | PCMCIA socket address 23 output.<br>CardBus Frame: In CardBus mode,<br>this pin is the CFRAME# signal.   | 96         | U14         | 172         | D11         | 1   | I/O | 2 or 3 | CardBus spec.    |

|                               |  |   | Pin N   | umber   |   |     |        |        |                  |
|-------------------------------|--|---|---|---|---|-----|--------|--------|------------------|
| Name <sup>1</sup>             | Description <sup>2</sup>   | Soci  | ket A   | Soc   | ket B   | Qty | I/O    | Pwr    | Drive            |
|                               | -  | TQFP  | BGA   | TQFP  | BGA   | _   |        |        |                  |
| A22/<br>CTRDY#                | PCMCIA socket address 22 output.<br>CardBus Target Ready: In CardBus<br>mode, this pin is the CTRDY# signal.                             | 94  | R13   | 170   | A13   | 1   | I/O-PU | 2 or 3 | CardBus spec.    |
| A21/<br>CDEVSEL#              | PCMCIA socket address 21 output.<br>CardBus Device Select: In CardBus<br>mode, this pin is the CDEVSEL# signal.                          | 92  | U12   | 168   | C13   | 1   | I/O-PU | 2 or 3 | CardBus spec.    |
| A20/<br>CSTOP#                | PCMCIA socket address 20 output.<br>CardBus Stop: In CardBus mode, this<br>pin is the CSTOP# signal.                                     | 90  | T12   | 166   | A14   | 1   | I/O-PU | 2 or 3 | CardBus spec.    |
| A19/<br>CBLOCK#               | PCMCIA socket address 19 output.<br>CardBus Lock: In CardBus mode, this<br>signal is the CBLOCK# signal used for<br>locked transactions. | 88  | P12   | 164   | C14   | 1   | I/O-PU | 2 or 3 | CardBus<br>spec. |
| A18/<br>RFU                   | PCMCIA socket address 18 output.<br>Reserved: In CardBus mode, this pin is<br>reserved for future use.                                   | 85  | U10   | 161   | B14   | 1   | то     | 2 or 3 | CardBus spec.    |
| A17/<br>CAD16                 | PCMCIA socket address 17 output.<br>CardBus Address/Data: In CardBus<br>mode, this pin is the CAD bit 16.                                | 83  | R10   | 158   | D14   | 1   | I/O    | 2 or 3 | CardBus spec.    |
| A16/<br>CCLK#                 | PCMCIA socket address 16 output.<br>CardBus Clock: In CardBus mode, this<br>pin supplies the clock to the inserted<br>card.              | 93  | P13   | 169   | B12   | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| A15/<br>CIRDY#                | PCMCIA socket address 15 output.<br>CardBus Initiator Ready: In CardBus<br>mode, this pin is the CIRDY# signal.                          | 95  | T13   | 171   | C12   | 1   | I/O-PU | 2 or 3 | CardBus spec.    |
| A14/<br>CPERR#                | PCMCIA socket address 14 output.<br>CardBus Parity Error: CardBus mode,<br>this pin is the CPERR# signal.                                | 86  | T11   | 162   | A15   | 1   | I/O-PU | 2 or 3 | CardBus spec.    |
| A13/<br>CPAR                  | PCMCIA socket address 13 output.<br>CardBus Parity:b In CardBus mode,<br>this pin is the CPAR signal.                                    | 84  | P11   | 159   | B15   | 1   | I/O    | 2 or 3 | CardBus spec.    |
| A12/<br>CCBE2#                | PCMCIA socket address 12 output.<br>CardBus Command/Byte Enable: In<br>CardBus mode, this pin is the CCBE2#<br>signal.                   | 97  | U13   | 173   | A12   | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| A[11:9]/<br>CAD[12, 9,<br>14] | PCMCIA socket address 11:9 output.<br>CardBus Address/Data: In CardBus<br>mode, these pin are the CAD bits 12, 9<br>and 14.              | 77, 73,<br>80   | U8,<br>U7,<br>P10   | 153,<br>149,<br>155   | C17,<br>E17,<br>C16                                 | 3   | I/O    | 2 or 3 | CardBus<br>spec. |
| A8/<br>CCBE1#                 | PCMCIA socket address 8 output.<br>CardBus Command/Byte Enable: In<br>CardBus mode, this pin is the CCBE1#<br>signal.                    | 82  | T10   | 157   | A17   | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| A[7:0]/<br>CAD[18, 20-<br>26] | PCMCIA socket address 7:0 outputs.<br>CardBus Address/Data: In CardBus<br>mode, these pins are the CAD bits 18<br>and 20:26.             | 100,<br>103,<br>105,<br>107,<br>109,<br>111,<br>113,<br>116 | R14,<br>T15,<br>U17,<br>T17,<br>P16,<br>N14,<br>N16,<br>N15 | 175,<br>178,<br>181,<br>183,<br>185,<br>187,<br>189,<br>191 | C11,<br>B10,<br>A10,<br>C9,<br>A9,<br>C8,<br>A8, C7 | 8   | I/O    | 2 or 3 | CardBus<br>spec. |
| D15/<br>CAD8                  | PCMCIA socket data/0 bit 15.<br>CardBus Address/Data: In CardBus<br>mode, this pin is the CAD bit 8.                                     | 71  | R7  | 148   | D17   | 1   | I/O    | 2 or 3 | CardBus spec.    |
| D14/<br>RFU                   | PCMCIA socket data I/0 bit 14.<br><b>Reserved:</b> In CardBus mode, this pin is<br>reserved for future use.                              | 69  | U6  | 145   | E14   | 1   | I/O    | 2 or 3 | 2 mA             |

|   |  |  | Pin N  | umber   |  |     |        |        |                  |
|---|--|--|--|---|--|-----|--------|--------|------------------|
| Name <sup>1</sup>   | Description <sup>2</sup>   | Soc  | ket A  | Soc   | ket B  | Qty | I/O    | Pwr    | Drive            |
|   |  | TQFP   | BGA  | TQFP  | BGA  | _   |        |        |                  |
| D[13:3]/<br>CAD[6, 4, 2,<br>31, 30, 28, 7,<br>5, 3, 1, 0] | PCMCIA socket data I/0 bits 13:3.<br><b>CardBus Address/Data:</b> In CardBus<br>mode, this pin is the CAD bit 6 4, 2, 31,<br>30, 28, 7, 5, 3, 1, and 0, respectively.  | 67, 65,<br>63,<br>124,<br>122,<br>120,<br>68, 66,<br>64, 62,<br>59 | R6,<br>P6,<br>T5,<br>K14,<br>L16,<br>L14,<br>P7,<br>T6,<br>U5,<br>R5, R4 | 142,<br>140,<br>138,<br>199,<br>197,<br>195,<br>144,<br>141,<br>139,<br>137,<br>135 | F16,<br>F14,<br>G16,<br>A5,<br>B5,<br>D5,<br>F17,<br>G17,<br>G15,<br>H17,<br>H15 | 11  | I/O    | 2 or 3 | CardBus<br>spec. |
| D2/<br>RFU  | PCMCIA socket data I/O bit 2.<br><b>Reserved:</b> In CardBus mode, this pin is<br>reserved for future use.   | 123  | L15  | 198   | A6   | 1   | I/O    | 2 or 3 | CardBus spec.    |
| D[1:0]/<br>CAD[29,27]                                     | PCMCIA socket data I/O bits 1:0.<br>CardBus Address/Data: In CardBus<br>mode, these pins are the CAD bits 29<br>and 27, respectively.  | 121,<br>119  | M17,<br>M15  | 196,<br>194   | C6, B6   | 2   | I/O    | 2 or 3 | CardBus<br>spec. |
| -OE/<br>CAD11   | Output Enable: This output goes active<br>(low) to indicate a memory read from<br>the PCMCIA socket to the OZ6833.<br>CardBus Address/Data: In CardBus<br>mode, this pin is the CAD bit 11.  | 75   | R8   | 151   | D16  | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| -WE/<br>CGNT#   | Write Enable: This output goes active<br>(low) to indicate a memory write from<br>the OZ6833 to the PCMCIA socket.<br>CardBus Grant: In CardBus mode, this<br>pin is the CGNT# signal.   | 89   | U11  | 165   | B13  | 1   | то     | 2 or 3 | CardBus<br>spec. |
| -IORD/<br>CAD13   | <ul> <li>I/O Read: This output goes active (low) for I/O reads from the socket to the OZ6833.</li> <li>CardBus Address/Data: In CardBus mode, this pin is the CAD bit 13.</li> </ul>   | 78   | Т9   | 154   | C15  | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| -IOWR/<br>CAD15   | <ul> <li>I/O Write: This output goes active (low) for I/O writes from the OZ6833 to the socket.</li> <li>CardBus Address/Data: In CardBus mode, this pin is the CAD bit 15.</li> </ul>   | 81   | U9   | 156   | B16  | 1   | I/O    | 2 or 3 | CardBus<br>spec. |
| WP/<br>-IOIS16/<br>CCLKRUN#                               | Write Protect/ I/O Is 16-Bit: In Memory<br>Card Interface mode, this inputs is<br>interpreted as the status of the write<br>protect switch on the PCMCIA card. In<br>I/O Card Interface mode, this input<br>indicates the size of the I/O data at the<br>current address on the PCMCIA card.<br>CardBus Clock Run: In CardBus<br>mode, this pin is the CCLKRUN# signal,<br>which starts and stops the CardBus<br>CCLK. To enable the CLKRUN# signal,<br>ExCA register 3Bh/7Bh bit[3:2] must be<br>enabled. | 125  | L17  | 201   | B4   | 1   | I/O-PU | 2 or 3 | CardBus<br>spec. |

|                       |  |            | Pin N      | umber       |            |     |                  |        |                  |
|-----------------------|--|------------|------------|-------------|------------|-----|------------------|--------|------------------|
| Name <sup>1</sup>     | Description <sup>2</sup>   | Soc        | ket A      | Soc         | ket B      | Qty | I/O              | Pwr    | Drive            |
|                       |  | TQFP       | BGA        | TQFP        | BGA        |     |                  |        |                  |
| -INPACK/<br>CREQ#     | Input Acknowledge: The -INPACK<br>function is not applicable in PCI bus<br>environments. However, for<br>compatibility with other Cirrus Logic<br>products, this pin should be connected<br>to the PCMCIA socket's -INPACK pin.<br>CardBus Request: In CardBus mode,<br>this pin is the CREQ# signal.  | 110        | R17        | 186         | B8         | 1   | I-PU             | 2 or 3 | CardBus<br>spec. |
| RDY/                  | Ready/Interrupt Request: In Memory   | 91         | R12        | 167         | D12        | 1   | I-PU             | 2 or 3 | CardBus          |
| -IREQ/<br>CINT#       | Card Interface mode, this input<br>indicates to the OZ6833 that the card is<br>either ready or busy. In I/O Card<br>Interface mode, this input indicates a<br>card interrupt request.<br><b>CardBus Interrupt:</b> In CardBus mode,<br>this pin is the CINT# signal. This signal<br>is active-low and level-sensitive.   |            |            |             |            |     |                  |        | spec.            |
| -WAIT/<br>CSERR#      | Wait: This input indicates a request by<br>the card to the OZ6833 to halt the cycle<br>in progress until this signal is<br>deactivated.<br>CardBus System Error: In CardBus<br>mode, this pin is the CSERR# signal.  | 108        | P14        | 184         | D8         | 1   | I-PU             | 2 or 3 | CardBus<br>spec. |
| CD[2:1]/<br>CCD[2:1]# | Card Detect: These inputs indicate to<br>the OZ6833 that a card is in the socket.<br>They are internally pulled high to the<br>voltage of the AuxVCC power pin.<br>CardBus Card Detect: In CardBus<br>mode, these inputs are used with<br>CVS[2:1] to detect presence and type of<br>card.   | 126,<br>61 | K16,<br>P5 | 202,<br>136 | A4,<br>G14 | 2   | I-PU-<br>Schmitt | 1      | CardBus<br>spec. |
| -CE2/<br>CAD10        | Card Enable pin is driven low by the<br>OZ6833 during card access cycles to<br>control byte/word card accessCE1<br>enables even-numbered address bytes,<br>and -CE2 enables odd-numbered<br>address bytes. When configured for 8-<br>bit cards, only -CE1 is active and A0 is<br>used to indicate access of odd- or even-<br>numbered bytes.<br>CardBus Address/Data: In CardBus<br>mode, this pin is the CAD bit 10.              | 74         | T8         | 150         | D15        | 1   | I/O              | 2 or 3 | CardBus<br>spec. |
| -CE1/<br>CCBE0#       | Card Enable pin is driven low by the<br>OZ6833 during card access cycles to<br>control byte/word card accessCE1<br>enables even-numbered address bytes,<br>and -CE2 enables odd-numbered<br>address bytes. When configured for 8-<br>bit cards, only -CE1 is active and A0 is<br>used to indicate access of odd- or even-<br>numbered bytes.<br>CardBus Command/Byte Enable: In<br>CardBus mode, this pin is the CCBEO#<br>signal. | 70         | T7         | 147         | E16        | 1   | I/O              | 2 or 3 | CardBus<br>spec. |
| RESET/<br>CRST#       | Card Reset: This output is low for<br>normal operation and goes high to reset<br>the card. To prevent reset glitches to a<br>card, this signal is high-impedance<br>unless a card is seated in the socket,<br>card power is applied, and the card's<br>interface signals are enabled.<br>CardBus Reset: In CardBus mode, this<br>pin is the CRST# output.  | 106        | R16        | 182         | B9         | 1   | то               | 2 or 3 | CardBus<br>spec. |

|                                    |  |                |                    | umber               |                    |     |        |        |         |
|------------------------------------|--|----------------|--------------------|---------------------|--------------------|-----|--------|--------|---------|
| Name <sup>1</sup>                  | Description <sup>2</sup>   | Soci           |                    |                     | ket B              | Qty | I/O    | Pwr    | Drive   |
|                                    |  | TQFP           | BGA                | TQFP                | BGA                |     |        |        |         |
| BVD2/<br>-SPKR/<br>-LED/<br>CAUDIO | Battery Voltage Detect 2/Speaker/<br>LED: In Memory Card Interface mode,<br>this input serves as the BVD2 (battery<br>warning status) input. In I/O Card<br>Interface mode, this input can be<br>configured as a card's -SPKR binary<br>audio input. For ATA or non-ATA<br>(SFF-68) disk-drive support, this input<br>can also be configured as a drive-<br>status LED input.<br>CardBus Audio: In CardBus mode,   | 114            | P17                | 190                 | B7                 | 1   | I-PU   | 2 or 3 | -       |
| BVD1/                              | this pin is the CAUDIO input.  | 118            | M16                | 192                 | D6                 | 1   | I-PU   | 2 or 3 |         |
| -STSCHG/<br>-RI/<br>-CSTSCHG       | Battery Voltage Detect 1/Status<br>Change/Ring Indicate: In Memory<br>Card Interface mode, this input serves<br>as the BVD1 (battery-dead status)<br>input. In I/O Card Interface mode, this<br>input is the -STSCHG input, which<br>indicates to the OZ6833 that the card's<br>internal status has changed. If bit 7 of<br>the Interrupt and General Control<br>register is set to '1', this pin serves as<br>the ring indicate input for wakeup-on-<br>ring system power management<br>support.<br>CardBus Status Change: In CardBus<br>mode, this pin is the CSTSCHG. This<br>pin can be used to generate PME#. |                |                    |                     | A.C                |     |        |        |         |
| VS2/<br>CVS2                       | Voltage Sense 2: This pin is used in<br>conjunction with VS1 to determine the<br>operating voltage of the card. This pin<br>is internally pulled high to the voltage<br>of the AuxVCC power pin under the<br>combined control of the external data<br>write bits and the CD pull up control<br>bits. This pin connects to PCMCIA<br>socket pin 57.<br>CardBus Voltage Sense: In CardBus<br>mode, these pins are the CVS2 pin.  | 104            | Τ16                | 179                 | C10                | 1   | I/O-PU | 1      | CB-spec |
| VS1/<br>CVS1                       | Voltage Sense 1: This pin is used in<br>conjunction with VS2 to determine the<br>operating voltage of the card. This pin<br>is internally pulled high to the voltage<br>of the AuxVCC power pin under the<br>combined control of the external data<br>write bits and the CD pull up control<br>bits. This pin connects to PCMCIA<br>socket pin 43.<br>CardBus Voltage Sense: In CardBus<br>mode, these pins are the CVS1 pin.  | 76             | P9                 | 152                 | B17                | 1   | I/O-PU | 1      | CB-spec |
| SOCKET_VCC                         | Connect these pins to the Vcc supply<br>of the socket (pins 17 and 51 of the<br>respective PCMCIA socket). These<br>pins can be 0, 3.3, or 5 V, depending<br>on card presence, card type, and<br>system configuration. The socket<br>interface outputs (listed in this table,<br>Table 2-2) will operate at the voltage<br>applied to these pins, independent of<br>the voltage applied to other OZ6833<br>pin groups.   | 117,<br>98, 60 | N17,<br>T14,<br>U4 | 200,<br>160,<br>143 | C5,<br>A16,<br>F15 | 3   | PWR    | -      | -       |

#### **Power Control and General Interface Pins**

| Pin Name              | Description   | Pin N | umber | Input | Туре | Power | Drive |
|-----------------------|---|-------|-------|-------|------|-------|-------|
| i in Name             | Description   | TQFP  | BGA   | mput  | Type | Rail  | Dirve |
| SPKR_OUT              | <b>Speaker Output:</b> This output can be<br>used as a digital output to a speaker to<br>allow a system to support PC Card<br>fax/modem/voice and audio sound<br>output. This output is enabled by setting<br>the socket's <b>Misc. Control 1</b> register bit<br>4 to "1" (for the socket whose speaker<br>signal is to be directed from BVD2/-<br>SPKR/-Led to this pin). | 128   | J14   | TTL   | I/O  | 1     | 12mA  |
| LED_OUT/<br>SKTA_ACTV | LED Output/SKTA_ACTV: This output<br>can be used as an LED driver to indicate<br>disk activity when a socket's BVD2/-<br>SPKR/-LED pin has been programmed<br>for LED support.<br>In the O2 Mode(Index 3B/7B bit 5), this<br>pin indicates the socket A activity. The<br>socket B activity refers to PCI<br>Configuration Register offset 90h (Mux<br>Control register)     | 133   | J17   | TTL   | I/O  | 1     | 12mA  |
| CPWRCLK/<br>A_VCC5#   | <b>Card Power Clock:</b> This input is used as<br>a reference clock (10-100 kHz, usually<br>32 kHz) to control the serial interface of<br>the socket power control chips.<br>A_VCC5#: This active-LOW output<br>controls the 5 -volt supply to the A<br>socket's VCC pins. The active-LOW<br>level of this output is mutually exclusive<br>with that of -VCC_3.             | 132   | HI4 S | TTL   | I/O  | 1     | 12mA  |
| CPWRDATA/<br>B_VCC3#  | Card Power Serial Data: This pin<br>serves as output DATA pin when used<br>with the serial interface of Texas<br>Instruments' TPS2202IDF socket power<br>control chip.<br>B_VCC3#: This active-LOW output<br>controls the 3.3-volt supply to the A<br>socket's VCC pins. The active-LOW<br>level of this output is mutually exclusive<br>with that of -VCC_5.               | 131   | J15   | TTL   | I/O  | 1     | 12mA  |
| CPWRLATC/<br>B_VCC5#  | Card Power Serial Latch: This pin<br>serves as output LATCH pin when used<br>with the serial interface of Texas<br>Instruments' TPS2202IDF socket power<br>control chip.<br>B_VCC5#: This active-LOW output<br>controls the 5 -volt supply to the A<br>socket's VCC pins. The active-LOW<br>level of this output is mutually exclusive<br>with that of -VCC_3.              | 130   | J16   | N/A   | I/O  | 1     | 12mA  |

| Pin Name  | Description  | Pin N         | umber  | Input | Type | Power | Drive |
|-----------|--|---------------|--------|-------|------|-------|-------|
|           | Description  | TQFP          | BGA    | mput  | Туре | Rail  | Drive |
| A_VCC3#   | This active-LOW output controls of the<br>3.3-volt supply to the socket's VCC pins.<br>The active-LOW level of this output is<br>mutually exclusive with of VCC_5#. This<br>mode active only in SktPwr Parallel<br>mode enabled                                | 87            | R11    | N/A   | то   | 1     | 4mA   |
| A_VPP_VCC | VPP_VCC: This active-HIGH output<br>controls the socket A VCC supply to the<br>socket's VPP1 and VPP2 pins. The<br>active-HIGH level of this output is<br>mutually exclusive with that of<br>VPP_PGM. This mode active only in<br>SktPwr Parallel mode enabled | 115           | M14    | N/A   | то   | 1     | 4mA   |
| B_VPP_VCC | VPP_VCC: This active-HIGH output<br>controls the socket B VCC supply to the<br>socket's VPP1 and VPP2 pins. The<br>active-HIGH level of this output is<br>mutually exclusive with that of<br>VPP_PGM. This mode active only in<br>SktPwr Parallel mode enabled | 146           | E15    | N/A   | то   | 1     | 4mA   |
| ower. Gro | ound, and Reserved Pins  |               | - 4. A | A-    |      |       |       |
| •         |  | <b>D</b> 1 11 |        |       |      |       |       |

#### Power, Ground, and Reserved Pins


| Pin Name | Description  | Pin No<br>TQFP                          | umber<br>BGA                            | Input | Туре | Power<br>Rail | Drive |
|----------|--|---|---|-------|------|---------------|-------|
| AUX_VCC  | This pin is connected to the system's 5-<br>volt power supply. In systems where 5<br>volts is not available, this pin can be<br>connected to the system's 3.3-volt supply<br>if your PCI_VCC and CORE_VCC<br>connected to 3.3V | 127                                     | K15                                     | N/A   | PWR  | -             | -     |
| CORE_VCC | This pin provides power to the core circuitry of the OZ6833. It could be connected to a 3.3 power supply.  | 134, 79, 180                            | H16, R9, D9                             | N/A   | PWR  | -             | -     |
| CORE_GND | All OZ6833 ground pins should be connected to system ground.   | 26, 14, 28, 44,<br>57, 101, 129,<br>177 | A11, J2, K4,<br>K17, N3, T4,<br>F2, U16 | N/A   | GND  | -             | -     |

#### Legend

| I/О Туре | Description                             |
|----------|---|
| I        | Input Pin                               |
| I-PU     | Input pin with internal pull-up         |
| 0        | Output                                  |
| OD       | Open-drain                              |
| TO       | Tri-state output                        |
| TO-PU    | Tri-state output with internal pull-up  |
| OD-PU    | Open-drain output with internal pull-up |
| PW       | Power pin                               |

| Power<br>Rail | Source of Output's Power                           |
|---------------|--|
| 1             | AUX_VCC: outputs powered from AUX_VCC              |
| 2             | A_SLOT_VCC: outputs powered from the socket A      |
| 3             | B_SLOT_VCC: outputs powered from the socket B      |
| 4             | PCI_VCC: outputs powered from PCI bus power supply |
| 5             | CORE_VCC: outputs powered from the CORE_VCC        |

### PACKAGE SPECIFICATIONS



| MIN        | NOM   | MAX        | MIN        | NOM     | MAX  |
|------------|-------|------------|------------|---------|------|
| -          | -     | 0.063      | -          | -       | 1.60 |
| 0.002      | -     | 0.006      | 0.05       | -       | 0.15 |
| 0.053      | 0.055 | 0.057      | 1.35       | 1.40    | 1.45 |
| 0.007      | 0.009 | 0.011      | 0.17       | 0.22    | 0.27 |
| 0.004      | -     | 0.008      | 0.09       | -       | 0.20 |
| 1.181      |       |            | 3          | 0.00 BS | C.   |
| 1.102      |       |            | 28.00 BSC. |         |      |
| 1.181      |       |            | 30.00 BSC. |         |      |
| 1.102      |       |            | 2          | 8.00 BS | C.   |
| 0.020 BSC. |       |            | 0.50 BSC.  |         |      |
| 0.018      | 0.024 | 0.030      | 0.45       | 0.60    | 0.75 |
| 0.039 REF  |       |            | 1.00 REF   |         |      |
| 0°         | 3.5°  | <b>7</b> ° | 0°         | 3.5°    | 7°   |
|            |       |            |            |         |      |

c D D<sub>1</sub> E

E1

e L L<sub>1</sub> θ

