

Intelligent Manager Smart Multi-DIMM Selector

FEATURES

- SMBus, version 1.0, compliant
- Intel PAS Protected Storage support
- Support Pentium and x86-based designs
- Support SMBus Q-Buffering via PWRGD
- Support SMBus selector for dual/triple DIMMs
- 32KHZ input clock or Crystal input
- Support 2 different power planes
- 10 bytes scratch pad registers
- 20 possible edge-sensitive programmable GPIOs per device
- 8 possible Open Drain, Open Collector outputs
- Programmable addresses for cascaded OZ998s
- Supports 3.3V or 5V operation
- Supports 5V tolerant LVTTL inputs (OZ998B)
- LOW power hardware-driven speaker alarm outputs
- SMBALERT# and SMI event outputs
- 8 programmable interrupt inputs for SML event or SMBALERT#
- 8 Auto LED Flash (ALF) programmable outputs with 10% or 50% duty cycles

ORDERING INFORMATION

OZ998S - 28 pin SSOP

GENERAL DESCRIPTION


 O_2 Micro's OZ998 Multi-DIMM Selector supports the switching between a primary SMBus and 3 other secondary SMBus. This function is particularly useful for DIMM devices and the support of Intel's PAS (Preboot Authentication Service).

In addition, the OZ998 can be configured to support two different power planes with different sets of General Purpose Input/Output (GPIO) signals, which supplements and enhances the power management capability of the chipsets, commonly found in an ACPI (Advanced Configuration of Power Interface) subsystem.

Up to 20 possible GPIOs are available per device, and among those, GPIO[15:8] are programmable to be either positive or negative-edged triggers to generate an SMIEVENT/SMBALERT# to the system. GPIO[7:0] are programmable to be either a regular TTL level output, open drain or open collector output. To support over 20 GPIOs through cascading multiple OZ998 devices, configure each individual OZ998 device ID. Up to 8 Auto LED Flash (ALF) are available to drive an LED or speaker at a programmable frequency.

The OZ998 is packaged in a low profile, small 28 pin SSOP.

PIN DIAGRAM



PIN DESCRIPTION

Name	Pin No.	Type	Input	Drive		Definition				
P_SMBCLK	1	I	3.3V/5V Ext-PU	-		Primary SMBus Clock Input				
			k Input for SMBus pro		municati					
P_SMBDATA	2 Drimor	I/O	3.3V/5V Ext-PU a Input/Output for SMI	12mA	al aamm	Primary SMBus Data I/O				
PWRGD	3	y Sivibus Data I i	TTL	Dus protoc	or comm	Host System Power Good				
1 WKGD		in indicates th	–	nower in	cludina ti	the Core Logic chipsets, is stable. Before the				
	host system's power is stable, this input pin will tri-state the output pins, GPO[19:8], from OZ998 while									
				e. Upon I	PWRGD	going Low, the Secondary SMBus will be				
RESET#		nected from th	ne Primary SMBus.	1		Deast				
RESEI#	4 This ac	l I ctive low nin w	TTL reset the OZ998.	-		Reset				
GPIO[16]/	5	1/O	TTL	4mA		General Purpose I/O/				
S_SMBCLK1					'	Secondary SMBus-1 Clock I/O				
						edicated or specific functions. Pin GPIO[16] is				
	default	ed as an inp	ut. It is programmab	ole to fund	tion as (GPI[16] input, GPO[16] output or secondary				
			on 8) for input/output			g.1&2 Registers for more details and GPIO				
GPIO[17]/	6	I/O	TTL	4mA		General Purpose I/O/				
S_SMBDATA1					- 4	Secondary SMBus-1 Data I/O				
						edicated or specific functions. Pin GPIO[17] is				
						GPI[17] input, GPO[17] output or secondary 2 Registers for more details and GPIO Config.				
			r input/output selection		Johng. Tu.	2 registers for more details and or 10 coming.				
GPIO[18]/	7	I/O	TTL	4mA		General Purpose I/O/				
S_SMBCLK2		<u> </u>				Secondary SMBus-2 Clock I/O				
						edicated or specific functions. Pin GPIO[18] is GPI[18] input, GPO[18] output or secondary				
						1.1&2 Registers for more details and GPIO				
						Z998A GPIO [19:18] need 47kΩ pull-up for				
			Z998B doesn't.							
GPIO[19]/ S SMBDATA2	8	1/0	TTL	4mA		General Purpose I/O / Secondary SMBus-2 Data I/O				
3_SMIDDATA2	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. Pin GPIO[19] is									
	default	ed as an inp	ut. It is programmab	le to fund	tion as (GPI[19] input, GPO[19] output or secondary				
						2 Registers for more details and GPIO Config.				
	Tables (section 8) for input/output selections. Note: OZ998A GPIO [19:18] need 47kΩ pull-up for normal operation, OZ998B doesn't.									
GPIO[0]/	9	1/0	TTL	12mA		General Purpose I/O /				
SMIEVENT/ID[0]						SMIEVENT				
						edicated or specific functions. Pin GPIO[0] has				
	an SM	IIEVENT outp	out as an alternate for	unction. G	PIO[0] is	s set as default. It is also programmable to 0] input. In addition, if this pin is configured as				
						can be selected. Refer to GPIO Config.1&2				
						8) for input/output selections.				
GPIO[1]/ID[1]	10	I/O	TTL	12mA		General Purpose I/O				
	Fulls a		CDIO that are he w			i dedicated as an arific from tions. CDIO(4) win				
		-			•	f dedicated or specific functions. GPIO[1] pin I] input, GPO[1] output, ALF[1] output, or ID[1]				
						put, Open Drain or Open collector output can				
	be sele	ected. Refer to	GPIO Config.1&2 R			etails and GPIO Config. Tables (section 8) for				
0010701/		utput selection		1 40 4		0 10 101				
GPIO[2]/ SMBALERT#/ID[2]	11	I/O	TTL	12mA		General Purpose I/O/ SMBALERT#				
	Fully n	rogrammable	GPIO that can be us	sed for a	variety of	dedicated or specific functions. Pin GPIO[2]				
						ate function, can generate the SMBALERT#				
						o the SMBus Host which can be generated by				
	all devices connected to the OZ998. Pin GPIO[2]/SMBALERT# is also programmable to function as GPI[2]									
	input, GPO[2] output, ALF[2] output, or ID[2] input. In addition, if this pin is configured as output, TTL output, Open Drain or Open collector can be selected. Refer to GPIO Config.1&2 Registers for more									
	details and GPIO Config. Tables (section 8) for I/O selections.									

Name	Pin No.	Туре	Input	Drive		Definition				
GPIO[7:3]/ID[7:3]	[17:15],	I/O	TTL	12mA		General Purpose I/Os				
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. GPIO[7:3] pins									
	default as inputs. They are programmable to function as GPI[7:3] inputs, GPO[7:3] outputs, ALF[7:3] outputs, or ID[7:3] inputs. In addition, if this pin is configured as output, TTL output, Open Drain or Open									
	collector can be selected. Refer to GPIO Config.1&2 Registers for more details and GPIO Config. Tables									
	(section 8) for input/output selections.									
GPIO[10:8]	[20:18]	I/O	TTL	4mA		General Purpose I/Os				
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pins									
						are programmable to generate SMI/SMB				
	interrupts. They are also programmable to function as GPI[10:8] inputs, GPO[10:8] outputs. Refer to GPIO Config.1&2 Registers for more details and GPIO Config. Tables (section 8) for input/output selections.									
GPIO[11]	21	I/O	TTL	4mA	ning. Tabi	General Purpose I/O				
00[]					ariety of d	edicated or specific functions. Pin GPIO[11] is				
						generate SMI/SMB interrupts. They are also				
						Refer to GPIO Config.1&2 Registers for more				
CDIO[40]/			fig. Tables (sec		it/output s					
GPIO[12]/ SMB_SEL[0]	22	I/O	TTL	4mA		General Purpose I/O / Secondary SMBus Select 0				
OMD_OLL[0]	Fully prog	rammable (PIO that can	he used for a	variety o	f dedicated or specific functions. By default,				
						Secondary SMBus. Pin GPIO[12] default as				
						MI/SMB interrupts. It is also programmable to				
					100	nfig.1&2 Registers for more details and GPIO				
	Config. 1a		n 8) for input/o	atput selections	S. 36 3	n.cn				
	SMB_SEL	.[1:0] S	selected Secon	darv SMBus	2 73	C				
	00		None	35	3	U.				
	01		Secondary SN	/Bus-1	-0					
	10		Secondary SN	/Bus-2						
	11 Secondary SMBus-3									
GPIO[13]/	23	1/0	TTL	4mA		General Purpose I/O /				
SMB_SEL[1]						Secondary SMBus Select 1				
	Fully programmable GPIO that can be used for a variety of dedicated or specific functions. On default,									
	GPIO[13] becomes SMB_SEL[1] input to be used to select Secondary SMBus. Pin GPIO[13] default as									
	input. Pin GPIO[13], as input is programmable to generate SMI/SMB interrupts. It is also programmable to function as GPI[13] input, GPO[13] output. Refer to GPIO Config.1&2 Registers for more details and GPIO									
	Config. Tables (section 8) for input/output selections.									
GPIO[14]/	24				S.					
S_SMBDATA3	24	I/O	TTL	4mA	5.	General Purpose I/O /				
				4mA		Secondary SMBus-3 Data I/O				
	Fully prog	rammable 0	PIO that can b	4mA be used for a v	ariety of	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14]				
	Fully prog	rammable (input. Pin	 GPIO that can b GPIO[14], as	4mA ne used for a vinput is progr	variety of rammable	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also				
	Fully programm	rammable (input. Pin able to fund	 GPIO that can b GPIO[14], as ction as GPI[14	4mA be used for a vinput is program input, GPO[variety of rammable	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output.				
	Fully programm	rammable (input. Pin able to fund BPIO Config	BPIO that can be GPIO[14], as ction as GPI[14.1.1&2 Registers	4mA be used for a vinput is program input, GPO[variety of rammable	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output				
GPIO[15]/	Fully prog default as programm Refer to G	rammable (input. Pin able to fund SPIO Config	 GPIO that can b GPIO[14], as ction as GPI[14	4mA be used for a vinput is program input, GPO[variety of rammable	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O /				
GPIO[15]/ S_SMBCLK3	Fully prog default as programm Refer to G selections 25	rammable C input. Pin able to fund PIO Config	GPIO that can be GPIO[14], as ction as GPI[14.1&2 Registers	4mA be used for a vinput is progred; input, GPO[for more detail	variety of rammable 14] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O				
	Fully prog default as programm Refer to G selections 25 Fully prog	rammable (continuation in put. Pin able to fundaple) Configure I/O	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be	4mA be used for a vinput is progred; input, GPO[for more detail 4mA be used for a vine in the content of th	variety of rammable 14] output lls and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also as or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15]				
	Fully prog default as programm Refer to G selections 25 Fully prog- default as	rammable (input. Pin able to func PIO Config I/O rammable (input. Pin	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as	4mA be used for a vinput is progred; input, GPO[for more detains 4mA be used for a vinput is progred; progr	variety of rammable 14] output ils and GF variety of rammable	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O				
	Fully programm Refer to G selections 25 Fully programm default as programm Refer to G	rammable (input. Pin able to fund iPIO Config I/O rammable (input. Pin able to fund iPIO Config	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15].	4mA pe used for a vinput is programmer input, GPO[for more detain 4mA pe used for a vinput is programmer is programmer.	variety of rammable 14] output ils and GF variety of rammable 15] output	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also as or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also				
S_SMBCLK3	Fully programm Refer to G selections 25 Fully programm default as programm Refer to G selections	rammable (input. Pin able to fund iPIO Config I/O rammable (input. Pin able to fund iPIO Config	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15].	4mA pe used for a vinput is programmer input, GPO[for more detain 4mA pe used for a vinput is programmer is programmer.	variety of rammable 14] output ils and GF variety of rammable 15] output	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output				
	Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 26	rammable (input. Pin able to funcipilo Configuration I/O rammable (input. Pin able to funcipilo Configuration O	GPIO that can be GPIO[14], as ction as GPI[14.1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15.1&2 Registers	4mA pe used for a vinput is programmer detail 4mA pe used for a vinput is programmer detail and for more detail for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also ts or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output.				
S_SMBCLK3	Fully programm Refer to G selections 25 Fully programm default as programm Refer to G selections 26 Crystal ou	rammable (input. Pin able to funcipilo Configuration I/O rammable (input. Pin able to funcipilo Configuration O	GPIO that can be GPIO[14], as ction as GPI[14.1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15.1&2 Registers	4mA pe used for a vinput is programmer detail 4mA pe used for a vinput is programmer detail and for more detail for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output				
S_SMBCLK3	Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 26 Crystal ou 27	rammable (input. Pin able to funds PIO Config. I/O rammable (input. Pin able to funds PIO Config. O tput pin. Se	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15]. 1&2 Registers	4mA pe used for a value input is programmer detail 4mA pe used for a value input is programmer detail input, GPO[for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output XOUT Output XIN Input/32KHZ				
S_SMBCLK3 XOUT XIN/32KHZ	Fully programm Refer to Conservations 25 Fully programm Refer to Conservations 25 Fully programm Refer to Conservations 26 Crystal our 27 32KHZ inp	rammable (input. Pin able to funds PIO Config. I/O rammable (input. Pin able to funds PIO Config. O tput pin. Se I out clock so	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15]. 1&2 Registers	4mA pe used for a value input is programmer detail 4mA pe used for a value input is programmer detail input, GPO[for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output				
S_SMBCLK3	Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 25 Fully programm Refer to Conselections 26 Crystal ou 27	rammable (input. Pin able to funds PIO Config. I/O rammable (input. Pin able to funds PIO Config. O tput pin. Se	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15]. 1&2 Registers	4mA pe used for a value input is programmer detail 4mA pe used for a value input is programmer detail input, GPO[for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output XOUT Output XIN Input/32KHZ application diagram on p.18.				
S_SMBCLK3 XOUT XIN/32KHZ	Fully programm Refer to G selections 25 Fully programm Refer to G selections 25 Fully programm Refer to G selections 26 Crystal ou 27 32KHZ inp 14 Ground. 28	rammable (input. Pin able to funds PIO Config. I/O rammable (input. Pin able to funds PIO Config. O tput pin. Se I out clock so	GPIO that can be GPIO[14], as ction as GPI[14]. 1&2 Registers TTL GPIO that can be GPIO[15], as ction as GPI[15]. 1&2 Registers	4mA pe used for a value input is programmer detail 4mA pe used for a value input is programmer detail input, GPO[for more detail	variety of rammable 14] output Is and GF variety of rammable 15] output Is and GF	Secondary SMBus-3 Data I/O dedicated or specific functions. Pin GPIO[14] to generate SMI/SMB interrupts. It is also is or secondary SMBus-3 Data Input/Output. PIO Config. Tables (section 8) for input/output General Purpose I/O / Secondary SMBus-3 Clock I/O dedicated or specific functions. Pin GPIO[15] to generate SMI/SMB interrupts. It is also t or secondary SMBus-3 Clock Input/Output. PIO Config. Tables (section 8) for input/output XOUT Output XIN Input/32KHZ application diagram on p.18.				

DC CHARACTERISTICS

DC TABLE FOR VCC = $5.0V \pm 10\%$

Symbol	Parameter	Min	Max	Units
V _{cc}	Power Supply Voltage	4.5	5.5	V
V _{IH}	Input HIGH Voltage	2.0	-	V
VII	Input LOW Voltage	-	0.8	V
V _{OH}	Output HIGH Voltage	2.4	-	V
V _{OL}	Output LOW Voltage	-	0.4	V
I _{IL}	Maximum Input Leakage Current	-10	10	μΑ
l _{OL}	Maximum Output Leakage	-10	10	μΑ

DC TABLE FOR VCC = $3.3V \pm 10\%$

Symbol	Parameter	Min	Max	Units
V _{CC}	Power Supply Voltage	3.0	3.6	V
V _{IH}	Input HIGH Voltage	2.0	- 4	V
VII	Input LOW Voltage	-	0.8	V
V _{OH}	Output HIGH Voltage	2.4	75	V
V _{OL}	Output LOW Voltage	- A.	0.4	V
I₁∟	Maximum Input Leakage Current	-10	10	μΑ
I _{OL}	Maximum Output Leakage	-10	10	μΑ

CAPACITANCE

Symbol	Parameter	0 °C to 70°C	Units
C _{IN}	Maximum Input Capacitance	10	pF
C _{OUT}	Maximum Output Capacitance	10	pF
C _{IO}	Maximum I/O Capacitance	10	pF

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Units
Vcc	DC Power Supply Voltage	-0.3 to 5.5	V
V_{IN}, V_{OUT}	DC Input, Output Voltage	-0.3 to $V_{CC} + 0.3$	V
I _{IN}	DC Current Drain V _{CC} and V _{CC} Pins	±25	mA
T _{STG}	Storage Temperature	-40 to +125	°C
T _{OPER}	Operation Temperature	0 to 70	°C

Icc SPECIFICATIONS

Symbol	Parameter	Тур	Max	Units
I _{CC5V}	Supply Current, V _{CC} = 5V (when	8	15	μΑ
	32KHZ input clock source is			
	used)			
I _{CC3V}	Supply Current, V _{CC} = 3.3V	5	10	μΑ
	(when 32KHZ input clock source			
	is used)			
I _{CC5V}	Supply Current, Vcc = 5V (when	150	200	μΑ
	external OSC is used based on			
	configuration on p.18)			
I _{CC3V}	Supply Current, Vcc = 3.3V	50	80	μΑ
	(when external OSC is used			
	based on configuration on p.18)			



13. OZ998 PACKAGE INFORMATION

