

High-Efficiency Inverter Controller

FEATURES

- Single-stage power conversion, requiring only a +5 V voltage source
- Reduces the number of components and board size by 30% compared with conventional design
- Supports both floating and grounded secondary designs
- 90% efficiency vs. typical 75% efficiency of conventional designs
- Internal open-lamp and short-circuit protections
- Wide dimming range
- Supports multiple CCFLs
- Simple and reliable 2-winding transformer design
- Eliminates leakage current when used in a floating secondary design
- Constant-frequency design eliminates interference with LCDs


ORDERING INFORMATION

OZ965G - 16-pin plastic SOP OZ965R - 16-pin plastic TSSOP OZ965IG - 16-pin plastic SOP OZ965IR - 16-pin plastic TSSOP

GENERAL DESCRIPTION

The OZ965 is a single chip, high-efficiency, Cold Cathode Fluorescent Lamp (CCFL) backlight inverter controller whose primary function is to convert +5 volt DC power to approximately 600 VAC. Additionally, the OZ965 performs the lamp

Figure 1. Typical Application Circuit



dimming function with an analog voltage or low frequency Pulse Width Modulation (PWM) control.

Operating Principle:

The CCFL tube, transformer secondary, and capacitor form a resonant circuit. The OZ965 utilizes the low energy loss resonate mode principle to deliver a very high efficiency inverter.

The OZ965 drives the transformer primary with a variable pulse width voltage directly from the +5v supply. The resultant primary drive current is alternately reversing with zero-voltage-switching. Because of the transformer leakage inductance and the secondary resonant circuit, the secondary voltage and current are approximately sinusoidal. This sinusoid results in very little harmonic emi/rfi emissions.

The OZ965 operates at a single, constant frequency in a PWM mode. Typical operating frequency ranges between 30 KHz to 200 KHz, dependent upon the CCFL and transformer characteristics. Intelligent open-lamp protection provides design flexibility so various transformer models/manufacturers may be used.

Its high driving capability allows the OZ965 to drive high power MOSFETs.

The single stage design results in a low cost, reliable transformer without expensive, less reliable secondary fold-back treatment. The transformer does not require a more expensive center tapped primary.

The OZ965 is available in 16-pin SOP and TSSOP packages. It is specified over the commercial temperature range of 0° C to +70°C, and the industrial temperature range of -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

Refer to the functional block diagram in Figure 2, below, and the Pin Description Table on page 3.

Power is transferred to the transformer primary by the N-MOSFET, driven by the MOSFET gate driver out of pin NDR. The P-MOSFET resets the primary field, driven by pin PDR. The usual design results in approximately 50% duty cycle at full lamp intensity. Terminating the NDR signal earlier than the full brightness lamp pulse width performs lamp dimming, using the analog dimming. The voltages on pins HCLMP and LCLMP set a threshold voltage for the ramp comparator setting the maximum duty cycle for NDR.

A pulse generator circuit creates the clock signal with the frequency determined by an external, constant current setting resistor (RT) and timing capacitor (CT).


The "soft-start" circuit ensures a reliable and long lamp life starting condition.

"Soft start" gradually increases the energy delivered to the secondary.

When the OZ965 is enabled at pin ENA, the capacitor on pin SST determines the duration of the "soft-start" period, gradually increasing the NDR pulse width to the regulated brightness. The "soft-start" period provides sufficient time for the lamp to ignite.

For system reliability there are several circuit protections provided. To ensure a controlled output, the secondary current is monitored on pin FB and is compared to a reference voltage on pin ADJ. The NDR signal is shortened or lengthened dependent upon this feedback. Protection is provided by the resultant signal, CMP, monitoring for a lamp removal condition. Short circuit protection is provided at pin SCP. The OPS signal selects either HCLMP or LCLMP providing current protection against an "Open Lamp" condition at start-up. The OPS signal also allows adjustment to different transformer models.

To reduce power dissipation, the switch (MOSFET) drive signals are "break-before-make" with a short, fixed off time between activation of NDR or PDR.



PIN DESCRIPTION

Names	Pin No.	I/O	Description
REF	1	0	Reference voltage output. Nominal voltage is 2.5 V.
HCLMP	2	ı	Clamping maximum duty cycle under normal operation.
LCLMP	3	ı	Clamping maximum duty cycle under open-lamp condition.
SCP	4	I	Short-circuit protection input (V _{TH} =0.6V)
ADJ	5	I	Reference voltage input for dimming control.
FB	6	ı	Current sense feedback.
CMP	7	0	Compensation for the current sense feedback.
GND	8	GND	Ground.
SST	9	I	Soft-start ensures lamp current pulses gradually increases to its normal value
PDR	10	0	Gate drive output for the P-MOSFET.
NDR	11	0	Gate drive output for the N-MOSFET.
ENA	12	I	Enable input, active high (V _{TH} =1.5V)
OPS	13	ı	Output current sense (V _{TH} =0.6V)
CT	14	I/O	Timing capacitor. CT and RT set the clock frequency.
RT	15	I/O	Timing resistor. Fosc = 1.91 / (Rt • Ct)
VDD	16	PWR	Supply voltage input.

ABSOLUTE MAXIMUM RATINGS

VDD		5.5V					
GND		+/- 0.3V					
Logic inputs	-0.	-0.3 V to VDD+0.3V					
	OZ965	OZ965I					
Operating temp.	0°C to 70°C	-40°C to 85°C					
Operating junction	temp.	150°C					
Storage temp.		-55°C to 150°C					

2 32 2 1								
3.73	OZ965	OZ965I						
Power dissipation								
16-pin SOP	.720W	.580W						
16-pin TSSOP	.690W	.550W						
Thermal Impedance								
- 16-pin SOP	111°C/W	111°C/W						
- 16-pin TSSOP	115°C/W	115°C/W						

RECOMMENDED OPERATING RANGE

VDD	5.0 V +/- 5%			
Fosc	30 KHz to 200 KHz			
Rosc	50 k to 150 k			

FUNCTIONAL SPECIFICATIONS


Parameter	Symbol	Test Conditions		Limits		Unit
		4.75 V < VDD < 5.25 V	Min	Тур	Max	
Reference Voltage						
Nominal voltage	Vref	$I_{load} = 0.1 \text{ mA},$	2.37	2.50	2.63	V
Line regulation			-	6	-	mV/V
Load regulation		I _{load} = 0.2 mA to 1.0 mA	-	1	-	mV/mA
Oscillator						
Initial accuracy	fosc	Ct = 470 pF, Rt = 49.9 k		81		KHz
Ramp peak			-	2.54	-	V
Ramp valley			-	0.48	-	V
Temp. stability		$TA = -40^{\circ}C$ to $85^{\circ}C$	-	-	200	ppm/°C
Error Amplifier						
Input bias current		ADJ=FB=2.0 V	-	0.25	-	uA
Input offset voltage		VFB = 4.0 V	9	5	10	mV
Input voltage range		4,45	0	-	VDD- 1.5	V
Open loop voltage gain		2 19	G.	65	-	dB
Unity gain bandwidth			-	1.5	-	MHz
Power supply rejection		CO.	-	60	-	dB
Under-Voltage Lockout						
Positive-going threshold voltage			See Table 1, page 5			
Negative-going threshold voltage			See			
Supply						
Supply current - Enable Low	I _{OFF}		-	195	-	μΑ
Supply current - Enable High	I _{ON}	VDD = 5.0 V	-	1.0	-	mA
NDR output						
Output high voltage	V _{OH}	Isource = 10 mA, VDD = 5V	-	4.75	-	V
Output low voltage	V _{OL}	Isink = 10 mA, VDD = 5V	-	0.25	0.5	V
Output resistance	R _{OUT}		-	10	-	Ω
PDR output						
Output high voltage	V _{OH}	Isource = 10 mA, VDD = 5V	-	4.7	-	V
Output low voltage	V _{OL}	Isink = 10 mA, VDD = 5V	-	0.5	-	V
Output resistance	R _{OUT}		-	15	-	Ω
Break-Before-Make						
Qn off to Qp on delay	T _{HL}		-	250	-	ns
Qp off to Qn on delay	T _{LH}		-	220	-	Ns
High Clamp						
Duty cycle of NDR	HCLMP	OPS=1 V V _{HCLMP} =0V	92	94	96	%
		OPS=1 V, V _{HCLMP} =1.8V	-	14	-	
Low Clamp						
Duty cycle of NDR	LCLMP	OPS=0 V, V _{LCLMP} =0V	92	94	96	%
		OPS=0 V, V _{LCLMP} =1.8V	-	14	ı	<u> </u>
Max. / Min. Duty cycle						
Duty cycle of NDR			6	-	95	%

	OZ965				OZ965I				
Parameter	Test Conditions		Limits		Unit		Limits		Unit
	4.75V < VDD < 5.25V	Min	Тур	Max		Min	Тур	Max	
Under-Voltage Lockout									
Positive-going threshold voltage		-	3.9	4.3	V	-	3.9	4.5	٧
Negative-going threshold voltage		3.2	3.4	-	V	3.0	3.4	-	V

Table 1. Under-Voltage Lockout for OZ965 and OZ965I



PACKAGE INFORMATION



OZ965

