

FEATURES

- SMBus, version 1.0, Compliance
- Master mode function to interface with ACPI compliant embedded controller
- Support Pentium and x86-based designs
- Supported by default embedded controller firmware
- Accept up to 16 SCI inputs
- Programmable level or edge (falling and rising edge) triggered SCI inputs
- 20 possible edge-sensitive programmable General Purpose Inputs/Outputs per device
- Programmable addresses for cascading OZ992s
- 32KHz operating frequency
- Supports 3.3v or 5v supply
- LOW-power hardware-driven speaker alarm output
- Software programming kit available
- SMBALERT# and SMIEVENT outputs
- 8 programmable interrupt inputs for SMI event or SMBALERT#
- 8 Auto LED Flash(ALF) programmable outputs with 10% or 50% duty cycles

ORDERING INFORMATION

029925 - 28 pin SSOP

Intelligent Manager Smart ACPI GPIO/SCI

GENERAL DESCRIPTION


O₂Micro's OZ992 Smart ACPI/SCI (System Control Interrupt) General Purpose Input/Output unit allows OEMs to transform their legacy systems to ACPI compliant systems by supporting up to 16 extra SCI inputs. Regular core logic chipsets, such as the Intel 430TX/BX and ACPI compliant embedded controllers have limited allowance for the GPIO or SCI input signals for the system. The OZ992 provides a bridge between the chipsets and the rest of the system to allow system designers a cost-effective way to improvise for such a deficiency.

OZ992 provides up to 20 GPIO signals in regular SMB slave mode. In addition, the OZ992 allows up to 16 System Control Interrupt (SCI) input transitions to be written to the system's embedded controller in master mode. The OZ992 provides the perfect solution for leading notebook vendors to stay ahead of the competition.

The OZ992 is an SMBus 1.0 compliant ACPI GPIO with 16 Programmable General Purpose I/Os pins flexible for a variety of functions such as programmable inputs/outputs, SMB/SMI interrupt service, power-saving, modularized hardware ID, and Auto LED Flash (ALF) status display. OZ992's other features include hardware-driven speaker alarm output.

As a Pentium and x86-based system compatible device, the OZ992 Smart ACPI GPIO is a highly costeffective and practical solution for today's notebook and palmtop computers, pen-based data systems, personal digital assistants, and portable datacollection terminals.

PIN DIAGRAM




PIN DESCRIPTION

Name	Pin No.	Туре	Input	Drive		Definition		
SMBCLK	1		TTL/	-		SMBus Clock Input		
	SMBus Clock Input for SMBus protocol communication.							
SMBDATA	2	1/0	TTL	12mA		SMBus Data Input/Output		
	SMBus Dat	SMBus Data Input/Output for SMBus protocol communication.						
PWRGD	3		TTL	-		Host System Power Good		
	This pin in	dicates that th	e host system's	power, includi	ng the Co	ore Logic chipsets, is stable. Before the host		
	system's p	ower is stable,	, this input pin wi	Il tri-state all the	e output p	bins from OZ992.		
EOI#	4		TTL	-		End of Interrupt		
	The embed	ded controlle	r will signify the	OZ992 when the	ne activa	ted SCI has been serviced. This pin is to be		
	used with E	C master mo	de only.					
GPIO[17:16]	[6:5]	I/O	TTL	4mA		General Purpose I/Os		
						cated or specific functions. Pins GPIO[17:16]		
						PI[17:16] inputs or GPO[17:16] outputs. Refer		
		9:16] Config.18	&2 Registers for	more details a	nd GPIO	Config. Tables (section 5.0) for input/output		
	selections.							
GPIO[19:18] /	[8:7]	I/O	TTL	4mA		General Purpose I/Os		
TEST[1:0]								
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pins							
	GPIO[19:18]/TEST[1:0] default as inputs. They are programmable to function as either GPI[19:18] inputs or							
	GPO[19:18] outputs. Refer to GPIO[19:16] Config.1&2 Registers for more details and GPIO Config. Tables (section 5.0) for input/output selections.							
	0 0	0 1	•			GPIO[19:18]/TEST[1:0] to ensure the regular		
		eration. Alterna	ative uses for GI	PIO[19:18] are	as TEST	[1:0], which provide 2 proprietary OZ992 test		
	modes.							

Name	Pin No.	Туре	Input	Drive		Definition
GPIO[0]/ SMIEVENT	9	Ĭ/Ō	ΤΤL	4mA		General Purpose I/O / SMIEVENT
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pin GPIO[0] has SMIEVENT output as an alternate function. GPIO[0] defaults. It is also programmable to function as GPI[input, GPO[0]output, ALF[0] output, or ID[0] input. Refer to GPIO Config.1&2 Registers for more details ar GPIO Config. Tables (section 5.0) for input/output selections.					
GPIO[1]	10	I/O	TTL	4mA		General Purpose I/O
	as input. It is to GPIO C selections.	s also program onfig.1&2 Reg	mable to funct sisters for mo	ion as GPI[1] in re details and	nput, GPC	ted or specific functions. GPIO[1] pin defaults [1]output, ALF[1] output, or ID[1] input. Refer onfig. Tables (section 5.0) for input/output
GPIO[2]/	11	I/O	TTL	4mA		General Purpose I/O /
SMBALERT#	Fully progra		that can be up	ad for a variativ	of dodioo	SMBALERT# ted or specific functions. Pin GPIO[2] defaults
	as input. TI SMBALERT connected t GPO[2] outp	his pin, when # is an interru o the OZ992. out, ALF[2] out	programmed pt service requ Pin GPIO[2]/S	as an alternat lest signal to the MBALERT# is aput. Refer to (e function ne SMBus also prog	h, can generate the SMBALERT# interrupt. Host which can be generated by all devices rammable to function as either GPI[2] input, fig.1&2 Registers for more details and GPIO
GPIO[7:3]	[17:15], [13:12]	I/O	TTL	4mA		General Purpose I/Os
	Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. GPIO[7: default as inputs. They are programmable to function as GPI[7:3] inputs, GPO[7:3] outputs, ALF[7:3] o or ID[7:3] inputs. Refer to GPIO Config.1&2 Registers for more details and GPIO Config. Tables (section for input/output selections.					
	for input/out	put selections.			X	
GPIO[15:8]	[25:18]	I/O	TTL	4mA	K P	General Purpose I/Os
GPIO[15:8]	[25:18] Fully progra default as in programmat	I/O mmable GPIO nputs. Pins GP ble to function	TTL s that can be IO[15:8] as inp	used for a vari uts are programi inputs, GPO[1	nmable to 5:8] outpu	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also uts. Refer to GPIO Config.1&2 Registers for
GPIO[15:8] RESETN	[25:18] Fully progra default as in programmat more details 26	I/O mmable GPIO puts. Pins GP ble to function and GPIO Co	TTL is that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL	used for a vari uts are program inputs, GPO[1 ection 5.0) for i	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also its. Refer to GPIO Config.1&2 Registers for at selections. Reset
RESETN	[25:18] Fully progra default as in programmat more details 26 OZ992 hard	I/O Immable GPIO Inputs. Pins GP ble to function and GPIO Co I ware reset. RE	TTL is that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL	used for a vari uts are prograr inputs, GPO[1 ection 5.0) for i - - - OW) resets al	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also uts. Refer to GPIO Config.1&2 Registers for ut selections.
	[25:18] Fully progra default as in programmal more details 26 OZ992 hard to the RC de 27	I/O mmable GPIO puts. Pins GP ble to function and GPIO Co I ware reset. Rt elay from the p	TTL s that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL SETN(active I	used for a vari uts are prograr inputs, GPO[1 ection 5.0) for i - - - OW) resets al	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also its. Refer to GPIO Config.1&2 Registers for at selections. Reset
RESETN	[25:18] Fully progra default as in programmal more details 26 OZ992 hard to the RC de	I/O mmable GPIO puts. Pins GP ble to function and GPIO Co I ware reset. Rt elay from the p	TTL s that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL SETN(active I ower supplied	used for a vari uts are prograr inputs, GPO[1 ection 5.0) for i - - - OW) resets al	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also its. Refer to GPIO Config.1&2 Registers for at selections. Reset to their default values. This pin is connected
RESETN 32KHz	[25:18] Fully progra default as in programmat more details 26 OZ992 hard to the RC de 27 32KHz Cloc	I/O mmable GPIO puts. Pins GP ble to function and GPIO Co I ware reset. RE elay from the p I k Input.	TTL s that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL SETN(active I ower supplied TTL	used for a vari inputs, GPO[1 ection 5.0) for i 	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also uts. Refer to GPIO Config.1&2 Registers for ut selections. Reset to their default values. This pin is connected 32KHz Clock Input
RESETN 32KHz	[25:18] Fully progra default as in programmal more details 26 OZ992 hard to the RC de 27 32KHz Cloc 14 Ground. 28	I/O mmable GPIO puts. Pins GP ble to function and GPIO Co I ware reset. RE elay from the p I k Input.	TTL s that can be IO[15:8] as inp as GPI[15:8] nfig. Tables (so TTL SETN(active I ower supplied TTL	used for a vari inputs, GPO[1 ection 5.0) for i 	nmable to 5:8] outpu nput/outp	icated or specific functions. Pins GPIO[15:8] generate SMI/SMB interrupts. They are also uts. Refer to GPIO Config.1&2 Registers for ut selections. Reset to their default values. This pin is connected 32KHz Clock Input

GPIO Pins Alternate Usage



DC CHARACTERISTICS

DC TABLE FOR VCC = $5.0V \pm 10\%$

Symbol	Parameter	Min	Max	Units
V _{cc}	Power Supply Voltage	4.5	5.5	V
VIH	Input HIGH Voltage	3.5	-	V
VII	Input LOW Voltage	-	1.5	V
V _{он}	Output HIGH Voltage	2.4	-	V
Vol	Output LOW Voltage	-	0.4	V
I _{IL}	Maximum Input Leakage Current	-10	10	μΑ
I _{o∟}	Maximum Output Leakage	-10	10	μΑ

DC TABLE FOR VCC = $3.3V \pm 10\%$

V _{CC} Power Supply Voltage 3.0 3.6 V V _{IH} Input HIGH Voltage 2.3 - V V _{II} Input LOW Voltage - 1 V V _{OH} Output HIGH Voltage 2.4 - V V _{OL} Output LOW Voltage - 0.4 V I _{IL} Maximum Input Leakage Current -10 10 μA I _{OL} Maximum Output Leakage -10 10 μA	Symbol	Parameter	Min	Max	Units
VII Input LOW Voltage - 1 V VOH Output HIGH Voltage 2.4 - V VoL Output LOW Voltage 0.4 V IIL Maximum Input Leakage Current -10 10 µA IoL Maximum Output Leakage -10 10 µA	Vcc	Power Supply Voltage	3.0	3.6	V
V _{OH} Output HIGH Voltage 2.4 - V V _{OL} Output LOW Voltage - 0.4 V I _{IL} Maximum Input Leakage Current -10 10 μA I _{OL} Maximum Output Leakage -10 10 μA	VIH	Input HIGH Voltage	2.3	1. 16	N 🔊
V _{OL} Output LOW Voltage 0.4 V I _L Maximum Input Leakage Current -10 10 μA I _L Maximum Output Leakage -10 10 μA I _{DL} Maximum Output Leakage -10 10 μA	VII	Input LOW Voltage	-	a 41	V
IL Maximum Input Leakage Current -10 10 μA IoL Maximum Output Leakage -10 10 μA	V _{он}	Output HIGH Voltage	2.4 📣	19- (V
	Vol	Output LOW Voltage	1 28 3	0.4	V
	١L	Maximum Input Leakage Current	-10	10	μΑ
ACITANCE	lo∟	Maximum Output Leakage	-10	10	μA
	ACITAN	CE			

CAPACITANCE

Symbol	Parameter	0 °C to 70°C	Units
CIN	Maximum Input Capacitance	10	pF
COUT	Maximum Output Capacitance	10	pF
C _{IO}	Maximum I/O Capacitance	10	pF

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{cc}	DC Power Supply Voltage	3.0 to 3.6	V
VIN, VOUT	DC Input, Output Voltage	-0.3 to V _{DD} + 0.3	V
I _{IN}	DC Current Drain V_{DD} and V_{SS} Pins	±10	mA
T _{STG}	Storage Temperature	-40 to +125	°C
	Operation Temperature	0 to 70	С°

I_{CC} SPECIFICATIONS

Symbol	Parameter	Тур	Max	Units
Icc	Supply Current	50	60	μA

OZ992 PACKAGE INFORMATION

