

## **SL23EP04**

# Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)

### **Key Features**

- 10 to 220 MHz operating frequency range
- · Low output clock skew: 60ps-typ
- · Low output clock Jitter:
  - 35 ps-typ at 166MHz, CL=15pF and VDD=3.3V
  - 45 ps-typ at 166MHz, CL=15pF and VDD=2.5V
- Low part-to-part output skew: 150 ps-typ
- 3.3V to 2.5V power supply range
- · Low power dissipation:
  - 12 mA-typ at 66MHz and VDD=3.3V
  - 10 mA-typ at 66MHz and VDD=2.5V
- · One input drives 4 outputs
- · Multiple configurations and drive options
- SpreadThru™ PLL that allows use of SSCG
- Available in 8-pin SOIC package
- · Available in Commercial and Industrial grades

### **Applications**

- · Printers, MFPs and Digital Copiers
- · PCs and Work Stations
- Routers, Switchers and Servers
- Datacom and Telecom
- High-Speed Digital Embeded Systems

### **Description**

The SL23EP04 is a low skew, low jitter and low power Zero Delay Buffer (ZDB) designed to produce up to four (4) clock outputs from one (1) reference input clock, for high speed clock distribution applications.

The product has an on-chip PLL and a feedback pin (FBK) which can be used to obtain feedback from any one of the 4 output clocks. The SL23EP04 offers X/2,1X and 2X frequency options at the output with respect to input reference clock. Refer to the "Product Configuration Table" for the details of these options.


The SL23EP04-1H and -2H High Drive version operates up to 220 MHz and 200MHz at 3.3 and 2.5V power supplies respectively. The standard versions -1 and -2 operate up to 167MHz and 135MHz at 3.3V and 2.5V power supplies respectively with CL=15pF output load.

The SL23EP04 enter into Power Down (PD) mode if the input at CLKIN is DC (GND to VDD). In this state all 4 output clocks are tri-stated and the PLL is turned off, leading to 8µA-typ power supply current draw.

#### **Benefits**

- Up to four (4) distribution of input clock
- Standard and High-Drive levels to control impedance level, frequency range and EMI
- · Low skew, jitter and power dissipation


### **Block Diagram**



Rev 1.1, May 25, 2007 Page 1 of 14



# **Pin Configuration**



### 8-Pin SOIC

## **Pin Description**

'in Descri	ption		8-Pin SOIC
Pin Number	Pin Name	Pin Type	Pin Description
1	CLKIN	Input	Reference Frequency Clock Input. Weak pull-down (250kΩ).
2	CLKA1	Output	Buffered Clock Output Weak pull-down (250kΩ).
3	CLKA2	Output	Buffered Clock Output. Weak pull-down (250kΩ).
4	GND	Power	Power Ground.
5	CLKB1	Output	Buffered Clock Output. Weak pull-down (250kΩ).
6	CLKB2	Output	Buffered Clock Output. Weak pull-down (250kΩ).
7	VDD	Power	2.5V to 3.3V Power Supply.
8	FBK	Input	PLL Feedback Input. This pin must be connected to one of the clock outputs.

Page 2 of 14 Rev 1.1, May 25, 2007



### **General Description**

The SL23EP04 is a low skew, low jitter Zero Delay Buffer with very low operating current.

The product includes an on-chip high performance PLL that locks into the input reference clock and produces four (4) output clock drivers tracking the input reference clock for systems requiring clock distribution.

in addition to FBK pin used for internal PLL feedback, there are two (2) banks with two (2) outputs in each bank, bringing the number of total available output clocks to four (4).

### Input and output Frequency Range

The input and output frequency is the same (1x) for SL23EP04-1 and -1H versions. For SL23EP04-2 and -2H versions, the output frequency is 1/2x, 1x or 2x of the CLKIN as given in the "Available SL23EP04 Configurations" Table 1. But, the frequency range depends on VDD, drive levels and CL (Load Capacitance) as given in the electrical specifications tables

When the input clock frequency is DC (from GND to VDD), this input state is detected by an input level detection circuitry and all four (4) clock outputs are forced to Hi-Z. The PLL is shutdown to save power. In this shutdown state, the product draws less than 12  $\mu$ A (8  $\mu$ A –typ) supply current.

### SpreadThru™ Feature

If a Spread Spectrum Clock (SSC) were to be used as an input clock, the SL23EP04 is designed to pass the modulated Spread Spectrum Clock (SSC) signal from its reference CLKIN input to the output clocks. The same spread spectrum characteristics at the input are passed through the PLL and drivers without any degradation in spread percent (%), spread profile and modulation frequency.

### **High and Low-Drive Product Options**

All SL23EP04 products are offered with the high drive "-1H" and "-2H" as well as the standard drive "-1" and "-2" options. These drive options enable the user to control load levels, frequency range and EMI levels. Refer to the electrical tables for the details of the drive levels.

### Skew and Zero Delay

All outputs should drive the similar load to achieve outputto-output skew and input-to-output delay specifications as given in the switching electrical tables. However, the delay between input and outputs can be adjusted by changing the load at FBK pin relative to the banks A and B clocks since FBK pin is the feedback to the internal PLL.

In addition, the input reference clock rise and fall time should be similar to the output rise and fall time to obtain the best skew results.

### Power Supply Range (VDD)

The SL23EP04 is designed to operate from 3.3V (3.63V-max) to 2.5V (2.25V-min) VDD power supply range. An internal on-chip voltage regulator is used to provide to PLL constant power supply of 1.8V internally. This leads to a consistent and stable PLL electrical performance in terms of skew, jitter and power dissipation. The SL23EP04 I/O is powered by using VDD.

Contact SLI for 1.8V power supply ZDB called SL23EPL04.

Device	Feedback From	Bank-A Frequency	Bank-B Frequency
SL23EP04-1 and 1H	Bank-A or Bank-B	Reference	Reference
SL23EP04-2 and -2H	Bank-A	Reference	Reference / 2
SL23EP04-2 and -2H	Bank-B	2 x Reference	Reference

Table 1. Available SL23EP04 Configurations

Rev 1.1, May 25, 2007 Page 3 of 14



## **Absolute Maximum Ratings (All Products)**

Description	Condition	Min	Max	Unit
Supply voltage, VDD		-0.5	4.6	V
All Inputs and Outputs		-0.5	VDD+0.5	V
Ambient Operating Temperature	In operation, C-Grade	0	70	°C
Ambient Operating Temperature	In operation, I-Grade	-40	85	°C
Storage Temperature	No power is applied	-65	150	°C
Junction Temperature	In operation, power is applied	-	125	°C
Soldering Temperature		-	260	°C
ESD Rating (Human Body Model)	MIL-STD-883, Method 3015	2000	-	V

### Operating Conditions (C-Grade and VDD=3.3V)

Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
Operating Voltage	VDD	VDD+/-10%	2.97	3.3	3.63	V
Operating Temperature	TA	Ambient Temperature	0	-	70	°C
Input Capacitance	VIH	Pins 1 and 8	-	5	7	pF

## DC Electrical Characteristics (C-Grade and VDD=3.3V)

Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
Input LOW Voltage	VINL	CLKIN and FBK	_	_	0.8	V
Input HIGH Voltage	VINH	CLKIN and FBK	2.0	_	VDD+0.3	V
Input LOW Current	IINL	0 < VIN < 0.8V CLKIN and FBK	_	20	50	μΑ
Input HIGH Current	IINH	2.4V < VIN < VDD CLKIN and FBK	_	20	50	μA
Input LOW Voltage	VINL	CLKIN and FBK	_	_	0.8	V
Input HIGH Voltage	VINH	CLKIN and FBK	2.0	_	VDD+0.3	V
Input LOW Current	IINL	0 < VIN < 0.8V CLKIN and FBK	_	20	50	μA
Input HIGH Current	IINH	2.4V < VIN < VDD CLKIN and FBK	_	20	50	μΑ
Output I OW Valtage	VOL	IOL = 8 mA ( -1, -2 drives)	_	_	0.4	V
Output LOW Voltage	VOL	IOL = 12 mA (-1H, -2H drives)	_	_	0.4	V

Rev 1.1, May 25, 2007 Page 4 of 14



## DC Electrical Characteristics (C-Grade and VDD=3.3V - Cont.)

Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
Outrout HICH Makes	VOL	IOH = -8 mA (-1, -2 drives)	2.4	_	_	V
Output HIGH Voltage	VOH	IOH = -12 mA (-1H, -2H drives)	2.4	_	-	V
Power Down Supply Current	IDDPD	Measured when CLKIN= GND to VDD or floating	_	8	12	μA
Power Supply Current	IDD1	All Outputs CL=0, 33.3 MHz CLKIN All versions	_	10	14	mA
Power Supply Current	IDD2	All Outputs CL=0, 66.6 MHz CLKIN All versions	_	12	17	mA
Power Supply Current	IDD3	All Outputs CL=0, 133.3 MHz CLKIN All versions	_	14	20	mA
Power Supply Current	IDD4	All Outputs CL=0, 166.6 MHz CLKIN All versions	1 A	16	23	mA
Pull-down Resistors	RPD	Pin-1, 2, 3, 5, and 6	150	250	350	kΩ

## Switching Electrical Characteristics (C-Grade and VDD=3.3V)

Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
	FOUT1	CL=15pf, -1H and -2H versions	10	-	220	MHz
Output Frequency Range	FOUT2	CL=22pf, -1H and -2H versions	10	-	200	MHz
	FOUT3	CL=30pf, -1H and -2H versions	10	-	135	MHz
Output i requericy realige	FOUT4	CL=15pf, -1, and -2 versions	10	-	200	MHz
	FOUT5	CL=22pf, -1 and -2 versions	10	-	135	MHz
	FOUT6	CL=30pf, -1 and -2 versions	10	-	100	MHz
Input Duty Cycle	DC1	Measured at VDD/2, all versions	30	50	70	%
Output Duty Cycle	DC2	CL=30pF, Fout=66 MHz, all versions Measured at 1.4V	40	50	60	%
Output Duty Cycle	DC3	CL=15pF, Fout=66 MHz, all versions Measured at VDD/2	45	50	55	%
Output Duty Cycle	DC4	CL=15pF, Fout=133 MHz, all versions Measured at VDD/2	45	50	55	%
Output Duty Cycle	DC5	CL=15pF, Fout=166 MHz, all versions Measured at VDD/2	45	50	55	%
Output Rise/Fall Time	tr/f1	CL=15pF, -1 and -2 versions	-	-	2.2	ns
Output Rise/Fall Time	tr/f2	CL=15pF, -1 and -2 versions	-	-	1.5	ns
Output Rise/Fall Time	tr/f3	CL=30pF -1H and -2H version	-	-	1.5	ns

Rev 1.1, May 25, 2007 Page 5 of 14

1.0

ms



_		teristics (C-Grade and VDD=3.	•	70°C		
Output Rise/Fall Time	tr/f4	CL=15pF -1H and -2H version	-	-	1.2	ns
Output-to-Output Skew on Same Bank	SKW1	-1 and -2 measured at VDD/2 and outputs are equally loaded	-	70	150	ps
Output-to-Output Skew on Same Bank	SKW2	-1H and -2H measured at VDD/2 and outputs are equally loaded	-	60	125	ps
Output-to-Output Skew Between Bank A and B	SKW3	-1 and -2 measured at VDD/2 and outputs are equally loaded	-	110	250	ps
Output-to-Output Skew Between Bank A and B	SKW4	-1H and -2H measured at VDD/2 and outputs are equally loaded	-	90	200	ps
Device-to-Device Skew	SKW5	All versions, measured at VDD/2 and outputs are equally loaded	-	150	400	ps
Input-to-Output Delay	Dt	All versions, CLKIN to FBK rising edge, measured at VDD/2 and outputs are equally loaded	-200	+/-70	200	ps
		Fout=66.6 MHz and CL=15pF	25 /11	50	100	ps
Cycle-to-Cycle Jitter (-1 and, -2 Versions)	CCJ1	Fout=66.6MHz and CL=30PF	C	70	150	ps
(- 1 and, -2 versions)		Fout=133.3MHz and CL=15pF	U.	40	80	ps
		Fout=66.6 MHz and CL=15pF	-	40	80	ps
Cycle-to-Cycle Jitter (-1H and -2H Versions)	CCJ2	Fout=66.6MHz and CL=30PF	-	60	130	ps
( 111 and -211 versions)		Fout=166.6MHz and CL=15pF	-	35	70	ps
PLL Lock Time	tLOCK	From 0.95VDD and valid clock	_	_	1.0	ms

## Operating Conditions (I-Grade and VDD=3.3V)

Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C

presented at CLKIN

Description	Symbol	Condition	Min	Тур	Max	Unit
Operating Voltage	VDD	VDD+/-10%	2.97	3.3	3.63	V
Operating Temperature	TA	Ambient Temperature	-40	-	85	°C
Input Capacitance	VIH	Pins 1 and 8	-	5	8	pF

Rev 1.1, May 25, 2007 Page 6 of 14



## DC Electrical Characteristics (I-Grade and VDD=3.3V)

Unless otherwise stated VDD= 3.3V+/-10%, CL=15pF and Ambient Temperature range -40 to +85°

Description	Symbol	Condition	Min	Тур	Max	Unit
Input LOW Voltage	VINL	CLKIN and FBK	-	_	0.8	V
Input HIGH Voltage	VINH	CLKIN and FBK	2.0	_	VDD+0.3	V
Input LOW Current	IINL	0 < VIN < 0.8V CLKIN and FBK	_	25	50	μΑ
Input HIGH Current	IINH	2.4V < VIN < VDD CLKIN and FBK	_	25	50	μΑ
Output LOW Voltage	VOL	IOL = 8 mA ( -1, -2 drives)	-	_	0.4	V
Output LOW Voltage	VOL	IOL = 12 mA ( -1H, -2H drives)	_	_	0.4	V
Output LICH Valtage	VOH	IOH = -8 mA (-1, -2 drives)	2.4	_	_	V
Output HIGH Voltage	VOH	IOH = -12 mA ( -1H, -2H drives)	2.4	_	_	V
Power Down Supply Current	IDDPD	Measured when CLKIN= GND to VDD or floating	2 1/2	12	18	μΑ
Power Supply Current	IDD1	All Outputs CL=0, 33.3 MHz CLKIN All versions	U.C.	12	17	mA
Power Supply Current	IDD2	All Outputs CL=0, 66.6 MHz CLKIN All versions	-	14	20	mA
Power Supply Current	IDD3	All Outputs CL=0, 133.3 MHz CLKIN All versions	ı	16	22	mA
Power Supply Current	IDD4	All Outputs CL=0, 166.6 MHz CLKIN All versions	_	18	25	mA
Pull-down Resistors	RPD	Pin-1, 2, 3, 5 and 6	125	250	375	kΩ

Rev 1.1, May 25, 2007 Page 7 of 14



### DC Electrical Characteristics (C-Grade and VDD=2.5V)

Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
Input LOW Voltage	VINL	CLKIN and FBK	_	_	0.7	V
Input HIGH Voltage	VINH	CLKIN and FBK	1.7	-	VDD+0.3	V
Input LOW Current	IINL	0 < VIN < 0.8V CLKIN and FBK	_	20	50	μΑ
Input HIGH Current	IINH	2.4V < VIN < VDD CLKIN and FBK	-	20	50	μΑ
Output LOW Voltage	VOL	IOL = 6 mA, -1 and -2 versions	_	-	0.3	V
Output LOVV Voltage	VOL	IOL = 8 mA, -1H and -2H versions	_	-	0.3	V
Output HIGH Voltage	VOH	IOH = -6 mA, -1 and -2 versions	2.0	-	_	V
Output HIGH Voltage	VOIT	IOH = -8 mA, -1H and -2H versions	2.0	_	_	V
Power Down Supply Current	IDDPD	Measured when CLKIN= GND to VDD or floating	S Se	10	18	μА
Power Supply Current	IDD1	All Outputs CL=0, 33.3 MHz CLKIN All versions	_	8	11	mA
Power Supply Current	IDD2	All Outputs CL=0, 66.6 MHz CLKIN All versions	-	10	14	mA
Power Supply Current	IDD3	All Outputs CL=0, 133.3 MHz CLKIN All versions	_	12	17	mA
Power Supply Current	IDD4	All Outputs CL=0, 166.6 MHz CLKIN All versions	_	14	20	mA
Pull-down Resistors	RPD	Pin-1, 2, 3, 5 and 6	150	250	350	kΩ

## **Switching Electrical Characteristics (C-Grade and VDD=2.5V)**

Unless otherwise stated VDD= 2.5+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Description	Symbol	Condition	Min	Тур	Max	Unit
	FOUT1	CL=15pf, -1H and -2H versions	10	-	175	MHz
	FOUT2	CL=22pf, -1H and -2H versions	10	-	135	MHz
Output Frequency Range	FOUT1	CL=30pf, -1H and -2H versions	10	-	100	MHz
Catput Frequency Flange	FOUT4	CL=15pf, -1 and -2 versions	10	-	135	MHz
	FOUT5	CL=22pf, -1 and -2 versions	10	-	100	MHz
	FOUT6	CL=30pf, -1 and -2 versions	10	-	75	MHz

Rev 1.1, May 25, 2007 Page 8 of 14



Input Duty Cycle	DC1	Measured at VDD/2, all versions	40	50	60	%
input Duty Cycle	DC1	·	40	30	00	/0
Output Duty Cycle	DC2	CL=15pF, Fout=66 MHz, all versions Measured at VDD/2	45		55	%
Output Duty Cycle	DC3	CL=15pF, Fout=133 MHz, all versions Measured at VDD/2	45	50	55	%
Output Duty Cycle	DC4	CL=15pF, Fout=166 MHz, all versions Measured at VDD/2	40	50	60	%
Output Rise/Fall Time	tr/f1	CL=30pF, -1 and -2 versions Measured at 0.6 to 1.8V	-	-	2.4	ns
Output Rise/Fall Time	tr/f2	CL=15pF, -1 and -2 versions Measured at 0.6 to 1.8V	-	-	1.7	ns
Output Rise/Fall Time	tr/f3	CL=30pF, -1H and -2H versions Measured at 0.6 to 1.8V	-	-	1.7	ns
Output Rise/Fall Time	tr/f4	CL=15pF, -1H and -2H versions Measured at 0.6 to 1.8V	- 49	-	1.4	ns
Output-to-Output Skew on Same Bank	SKW1	-1 and -2, measured at VDD/2 and outputs are equally loaded	and the	80	175	ps
Output-to-Output Skew on Same Bank	SKW2	-1H and -2H, measured at VDD/2 and outputs are equally loaded		70	150	ps
Output-to-Output Skew Between Bank A and B	SKW3	-1 and -2, measured at VDD/2 and outputs are equally loaded	-	125	300	ps
Output-to-Output Skew Between Bank A and B	SKW4	-1H and -2H, measured at VDD/2 and outputs are equally loaded	-	110	250	ps
Device-to-Device Skew	SKW5	All versions, measured at VDD/2 and outputs are equally loaded	-	175	450	ps
Input-to-Output Delay	Dt	All versions, CLKIN to FBK rising edge, measured at VDD/2 and outputs are equally loaded	-250	+/-90	250	ps
Cycle-to-Cycle Jitter	00.14	Fout=66.6 MHz and CL=15pF	-	70	140	ps
(-1 and -2 Versions)	CCJ1	Fout=133.3 MHz and CL=15pF	-	60	120	ps

## **Switching Electrical Characteristics (C-Grade and VDD=2.5V)**

Unless otherwise stated VDD= 2.5+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C

Cycle-to-Cycle Jitter	CCJ2	Fout=66.6 MHz and CL=15pF	-	60	120	ps
(-1H and -2H Versions)	Fout=166.6 MHz and CL=15pF	-	50	100	ps	
PLL Lock Time	tLOCK	From 0.95VDD and valid clock presented at CLKIN	-	-	1.0	ms

Rev 1.1, May 25, 2007 Page 9 of 14



## **Operating Conditions (I-Grade and VDD=2.5V)**

Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C

Description	Symbol	Condition	Min	Тур	Max	Unit
Operating Voltage	VDD	VDD+/-10%	2.25	2.5	2.75	V
Operating Temperature	TA	Ambient Temperature	-40	-	85	°C
Input Capacitance	VIH	Pins 1 and 8	-	5	8	pF

### DC Electrical Characteristics (I-Grade and VDD=2.5V)

Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°

Description	Symbol	Condition	Min	Тур	Max	Unit
Input LOW Voltage	VINL	CLKIN and FBK	_	_	0.7	V
Input HIGH Voltage	VINH	CLKIN and FBK	1.7	_	VDD+0.3	V
Input LOW Current	IINL	0 < VIN < 0.8V CLKIN and FBK	4	30	60	μΑ
Input HIGH Current	IINH	2.4V < VIN < VDD CLKIN and FBK	CN	30	60	μΑ
Output LOW Voltage	VOL	IOL = 6 mA, -1 and -2 versions	_	_	0.3	٧
Output LOW Voltage	VOL	IOL = 8 mA, -1H and -2H versions	_	_	0.3	٧
0 1 1110111111	VOH	IOH = -6 mA, -1 and -2 versions	2.0	_	_	٧
Output HIGH Voltage	VOH	IOH = -8 mA, -1H and -2H versions	2.0	_	_	V
Power Down Supply Current	IDDPD	Measured when CLKIN= GND to VDD or floating	-	15	25	μΑ
Power Supply Current	IDD1	All Outputs CL=0, 33.3 MHz CLKIN  All versions		10	14	mA
Power Supply Current	IDD2	All Outputs CL=0, 66.6 MHz CLKIN		12	17	mA
Power Supply Current	IDD3	All Outputs CL=0, 133.3 MHz CLKIN All versions	-	14	20	mA
Power Supply Current	IDD4	All Outputs CL=0, 133.3 MHz CLKIN All versions	_	16	24	mA
Pull-down Resistors	RPUD	Pin-1, 2, 3, 5 and 6	125	250	375	kΩ

Rev 1.1, May 25, 2007 Page 10 of 14



## **Switching Electrical Characteristics (I-Grade and VDD=2.5V)**

Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C

Description	Symbol	Condition	Min	Тур	Max	Unit
	FOUT1	CL=15pf, -1H and -2H versions	10	-	175	MHz
	FOUT2	CL=22pf, -1H and -2H versions	10	-	135	MHz
Output Fraguency Banga	FOU3	CL=30pF, -1H and -2H versions	10	-	100	MHz
Output Frequency Range	FOUT4	CL=15pf, -1 and -2 versions	10	-	135	MHz
	FOUT5	CL=22pf, -1 and -2 versions	10	-	100	MHz
	FOUT6	CL=30pf, -1 and -2 versions	10	-	75	MHz
Input Duty Cycle	DC1	Measured at VDD/2, all versions	40	50	60	%
Output Duty Cycle	DC2	CL=30pF, Fout=66 MHz, all versions Measured at VDD/2	40	50	60	%
Output Duty Cycle	DC3	CL=15pF, Fout=66 MHz, all versions Measured at VDD/2	45	50	55	%
Output Duty Cycle	DC4	CL=15pF, Fout=133 MHz, all versions Measured at VDD/2	45	50	55	%
Output Duty Cycle	DC5	CL=15pF, Fout=166 MHz, all versions Measured at VDD/2		50	60	%
Output Rise/Fall Time	tr/f1	CL=30pF, -1 and -2 versions  Measured at 0.6 to 1.8V		-	2.5	ns
Output Rise/Fall Time	tr/f2	CL=15pF, -1 and -2 versions Measured at 0.6 to 1.8V	-	-	1.8	ns
Output Rise/Fall Time	tr/f3	CL=30pF, -1H and -2H versions Measured at 0.6 to 1.8V	-	-	1.8	ns
Output Rise/Fall Time	tr/f4	CL=15pF, -1H and -2H version Measured at 0.6 to 1.8V		-	1.5	ns
Output-to-Output Skew on Same Bank	SKW1	-1 and -2, measured at VDD/2, and outputs are equally loaded	-	100	220	ps
Output-to-Output Skew on Same Bank	SKW2	-1H and -2H, measured at VDD/2 and outputs are equally loaded	-	100	220	ps
Output-to-Output Skew Between Bank A and B	SKW3	-1 and -2, measured at VDD/2, and outputs are equally loaded	-	100	220	ps
Output-to-Output Skew Between Bank A and B	SKW4	-1H and -2H, measured at VDD/2 and outputs are equally loaded	-	180	375	ps
Device-to-Device Skew	SKW5	All versions, measured at VDD/2 and outputs are equally loaded		225	550	ps
Input-to-Output Delay	Dt	All versions, CLKIN to FBK rising edge, measured at VDD/2 and outputs are equally loaded	-300	+/-125	300	ps

Rev 1.1, May 25, 2007 Page 11 of 14




### Switching Electrical Characteristics (I-Grade and VDD=2.5V – Cont.)

Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C

Cycle-to-Cycle Jitter	CCJ1	Fout=66.6 MHz and CL=15pF	-	80	160	ps
(-1 and -2 Versions)	0031	Fout=133.3 MHz and CL=15pF	-	70	140	ps
Cycle-to-Cycle Jitter	CCJ2	Fout=66.6 MHz and CL=15pF	-	70	140	ps
(-1H and -2H Versions)		Fout=166.6 MHz and CL=15pF	-	60	120	ps
PLL Lock Time	tLOCK	From 0.95VDD and valid CLKIN	-	-	1.0	ms

### **External Components & Design Considerations**

### **Typical Application Schematic**



### **Comments and Recommendations**

Decoupling Capacitor: A decoupling capacitor of  $0.1\mu F$  must be used between VDD and VSS pins. Place the capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin and to the GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.

**Series Termination Resistor:** A series termination resistor is recommended if the distance between the output clocks and the load is over 1 ½ inch. Place the series termination resistors as close to the clock outputs as possible.


Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve "Zero Delay" between the CLKIN and the outputs. The FBK pin is connected to PLL internally on-chip for feedback and should be connected to one of to output clocks externally. For applications requiring zero input/output delay, the load at the all output pins including the FBK pin must be the same. If any delay adjustment is required, the capacitance at the FBK pin could be increased or decreased to increase or decrease the delay between Bank A and B clocks relative to CLKIN. For minimum pin-to-pin skew, the external load at all the Bank A and B clocks must be the same. In addition, the rise and fall time of the reference clock at CLKIN pin should be similar to rise and fall times at the CLKA and CLK B bank outputs.

Rev 1.1, May 25, 2007 Page 12 of 14



## **Package Outline and Package Dimensions**

8-Pin SOIC (150 Mil)



### **Thermal Characteristics**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	θЈΑ	Still air	-	150	-	°C/W
Thermal Resistance Junction to Ambient	θЈΑ	1m/s air flow	-	140	-	°C/W
	θЈΑ	3m/s air flow	-	120	-	°C/W
Thermal Resistance Junction to Case	θJC	Independent of air flow	1	40	-	°C/W

Rev 1.1, May 25, 2007 Page 13 of 14



# Ordering Information [3]

Ordering Number	Marking	Shipping Package	Package	Temperature
SL23EP04SC-1	SL23EP04SC-1	Tube	8-pin SOIC	0 to 70°C
SL23EP04SC-1T	SL23EP04SC-1	Tape and Reel	8-pin SOIC	0 to 70°C
SL23EP04SI-1	SL23EP04SI-1	Tube	8-pin SOIC	-40 to 85°C
SL23EP04SI-1T	SL23EP04SI-1	Tape and Reel	8-pin SOIC	-40 to 85°C
SL23EP04SC-1H	SL23EP04SC-1H	Tube	8-pin SOIC	0 to 70°C
SL23EP04SC-1HT	SL23EP04SC-1H	Tape and Reel	8-pin SOIC	0 to 70°C
SL23EP04SI-1H	SL23EP04SI-1H	Tube	8-pin SOIC	-40 to 85°C
SL23EP04SI-1HT	SL23EP04SI-1H	Tape and Reel	8-pin SOIC	-40 to 85°C
SL23EP04SC-2	SL23EP04SC-2	Tube	8-pin SOIC	0 to 70°C
SL23EP04SC-2T	SL23EP04SC-2	Tape and Reel	8-pin SOIC	0 to 70°C
SL23EP04SI-2	SL23EP04SI-2	Tube	8-pin SOIC	-40 to 85°C
SL23EP04SI-2T	SL23EP04SI-2	Tape and Reel	8-pin SOIC	-40 to 85°C
SL23EP04SC-2H	SL23EP04SC-2H	Tube	8-pin SOIC	0 to 70°C
SL23EP04SC-2HT	SL23EP04SC-2H	Tape and Reel	8-pin SOIC	0 to 70°C
SL23EP04SI-2H	SL23EP04SI-2H	Tube	8-pin SOIC	-40 to 85°C
SL23EP04SI-2HT	SL23EP04SI-2H	Tape and Reel	8-pin SOIC	-40 to 85°C

#### Notes:

3. The SL23EP04 products are RoHS compliant.

While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted not is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and an expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.

Rev 1.1, May 25, 2007 Page 14 of 14