

#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# **Product** List

SM89S16R1L25, 25MHz 64KB internal flash MCU SM89S16R1C25, 25MHz 64KB internal flash MCU SM89S16R1C40, 40MHz 64KB internal flash MCU

# **General Description**

The SM89S16R1 is a single-chip 8-bits microcontroller manufactured in an advanced CMOS process with on chip flash memory. It supports a derivative of the 80C51 microcontroller family. The SM89S16R1 has the same instructions set as the 80C51.

The SM89S16R1 contains a 64K x 8 bits on chip program flash, a volatile 1024 x 8 bits data RAM, four 8-bits I/O ports, one 4-bits I/O port, two 16-bits timer/event counters, and an additional 16-bits timer coupled to capture and compare latches, a two-priority-level, nested interrupt structure, two PWM clock outputs, one serial interfaces (UART bus). For system that requires extra capability the SM89S16R1 can be expanded using standard TTL and LVTTL compatible memory and logic.

In addition, The SM89S16R1 has two software selectable modes of power saving – IDLE mode and POWER-DOWN mode. The IDLE mode freezes the CPU while allowing the RAM, timer, serial ports, and interrupt system to continue functioning. The POWER-DOWN mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

Ordering Information SM89S16R1ihhkL yymmv

i: process identifier {L=3.0V~3.6V,C=4.5V~ 5.5V}
hh: working clock in MHz {25, 40}
k: package type postfix {as below table}
yy: year mm: month
v: version identifier {, A, B, ...}
L:PB Free identifier
{No text is Non-PB Free , " P" is PB Free}

#### Feature

- Working Voltage: 3.3V or 5.0V.
- 80C51 Central Processor Unit (CPU).
- 64K x 8 bits on chip flash memory.
- 1024 x 8 bits RAM, expandable externally to 64KB.
- Two standard 16-bits timers/counters
- An additional 16-bits timer/counter coupled to a capture and compare register.
- Two 8-bits / 5-bits resolution Pulse-Width-Modulation (PWM) outputs
- Four 8-bits I/O ports.(For PDIP package)
- Four 8-bits I/O ports plus one 4-bits I/O port. (For PLCC or QFP package)
- Full-duplex UART
- 8 interrupt sources with 2 priority levels
- Extended temperature range  $(-40^{\circ}C \text{ to } +85^{\circ}C)$
- Software enable/disable ALE output pulse
- Wake-up from POWER-DOWN mode by INT0/INT1, RTCI or H/W RESET.
- RTC (Real Time Clock) function.
- Four channels 6-bits Analog to Digital Converter (ADC).

Taiwan 6F, No.10-2 Li- Hsin 1st Road , Science-based Industrial Park, Hsinchu, Taiwan 30078

TEL: 886-3-567-1820 886-3-567-1880 FAX: 886-3-567-1891 886-3-567-1894



Figure 1 44L PQFP Package

#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded **Package Spec**.

Figure 2 44L PLCC Package

Package	Pin / PAD	Frequency
44L PQFP	Figure 1	25 MHz at 3.3V and 40MHz at 5V
44L PLCC	Figure 2	25 MHz at 3.3V and 40MHz at 5V
40L PDIP	Figure 3	25 MHz at 3.3V and 40MHz at 5V

#### **Pin Configuration**



Figure 3 40L PDIP Package





# SM89S16R1

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# **Block Diagram**





#### SM89S16R1

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# **Pin Description**

MNEMONIC	PDIP 40 pin	PQFP 44 Pin	PLCC 44 pin	Names and Functions
VDD	40	38	44	Power supply:
				+5V or +3.3V power supply pin during normal operations
				and power saving modes.
P0.0 - P0.7	39,38,37,36	37,36,35,34	43,42,41,40	Port 0:
	35,34,33,32	33,32,31,30	39,38,37,36	Port 0 is an open-drain, bidirectional I/O port. Port 0 pins
				that have 1s written to them become floating and can be
				used as high- impedance inputs. Port 0 is also the
				multiplexed low-order address and data bus during accesses
				to external program and data memory. In this application, it
				uses strong internal pull-ups when emitting 1s.
				Port Pin Alternative function
				P0.0 AD0
				P0.1 AD1
				P0.2 AD2
				P0.3 AD3
				P0.4 AD4
				PU.S ADS
				P0.0 AD0
D1 0 D1 7	1 2 2 4	40 41 42 42	2245	P0./ AD/
1 1.U - F1./	1,2,3,4, 5678	40,41,42,43,	2,5, <del>4</del> ,5, 6789	An 8-bits hidirectional 1/0 port with internal null-ups on all
	5,0,7,8	HH,1,2,J	0,7,0,7	nins. Port 1 pins that have 1s written to them are nulled high
			3	by the internal pull-ups and can be used as inputs. As inputs
				port 1 pins that are externally pulled low will source current
				because of the internal pull-ups. (See DC Electrical
				Characteristics: IIL).
				Port Pin Alternative function
				P1.0 T2: TIMER2 clock output
				P1.1 T2EX: TIMER2 reload/capture DIR.
				P1.4 PWM0: PWM channel 0 output
				P1.5 PWM1: PWM channel 1 output
RST	9	4	10	Reset:
				A high on this pin for two machine cycles while the
				Oscillator is running, resets the device. An internal resistor to
				capacitor to VCC
P2 0 – P2 7	21 22 23 24	18 19 20 21	24 25 26 27	Port 2.
12.0 12.7	25.26.27.28	22.23.24.25	28.29.30.31	Port 2 is an 8-bits bidirectional I/O port with internal
	,_,_,_,_,			pull-ups. Port 2 pins that have 1s written to them are pulled
				high by the internal pull-ups and can be used as inputs. As
				inputs, port 2 pins that are externally being pulled low will
				source current because of the internal pull-ups. (See DC
				Electrical Characteristics: IIL). Port 2 emits the high-order
				address byte during fetches from external program memory
				and during accesses to external data memory that uses
				16-bits addresses (MOVX @DPTR). In this application, it
				uses strong internal pull-ups when emitting Is. During
				accesses to external data memory that uses 8-bits addresses $(MON \oplus P)$
				(MOV @RI), port 2 emits the contents of the P2 special
				Port Pin Alternative function
				$P_{20}$ A8
				P2.1 A9
				P2.2 A10
				P2.3 A11
				P2.4 A12/ADC0
				P2.5 A13/ADC1
				P2.6 A14/ADC2
				P2.7 A15/ADC3
MNEMONIC	PDIP 40 pin	PQFP 44 Pin	PLCC 44 pin	Names and Functions
0				



#### SM89S16R1

				8-Bits Micro-controller
		With 64KI	B Flash ROM & 1K	B RAM & RTC & ADC & PWM & PDWU embedded
P3.0 – P3.7	10,11,12,13 14,15,16,17	5,7,8,9, 10,11,12,13	11, 13,14,15, 16,17,18,19	Port 3:Port 3 is an 8-bits bidirectional I/O port with internalpull-ups. Port 3 pins that have 1s written to them are pulledhigh by the internal pull-ups and can be used as inputs. Asinputs, port 3 pins that are externally being pulled low willsource current because of the pull-ups. (See DC ElectricalCharacteristics: IIL). Port 3 also serves the special features.Port PinAlternative functionP3.0P3.1TxD UART outputP3.2#EX0 external interrupt 0P3.3#EX1 external interrupt 1P3.4P3.5T1: Timer 0 external inputP3.6#WR External data memory write strobeP3.7
ALE/X32OUT	30	27	33	P3.7       #RD External data memory read strobe         Address Latch Enable:       Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted twice every machine cycle, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. Setting SFR SCONF.0 ean disable ALE. With this bits set, ALE will be active only during a MOVX instruction.         X32OUT: The 32,768KHz crystal output for RTC function.
#PSEN/X32IN	29	26	32	Program Store Enable: The read strobe to external program memory. When executing code from the external program memory, #PSEN is activated twice each machine cycle, except that two #PSEN activations are skipped during each access to external data memory. #PSEN is not activated during fetches from internal program memory. X32IN: The 32.768KHz crystal input for RTC function.
#EA	31	29	35	<b>External Access Enable:</b> #EA must be externally held low to enable the device to fetch code from external program memory locations. If #EA is held high, the device executes from internal program memory.
X1	19	15	21	<b>Crystal 1</b> : Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
X2	18	14	20	Crystal 2: Output from the inverting oscillator amplifier.



#### SM89S16R1

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# SFR Mapping

The special function register of SM89S16R1 fall into the following categories

- C51 CORE register: ACC, B, DPL, DPH, PSW, SP
- I/O ports: P0,P1, P2, P3, P4
- Timer/Counter register: T2CON, T2MOD, TCON, TMOD, TH0, TH1, TH2, TL0, TL1, TL2, RCAP2L, RCAP2H
- UART I/O register: SBUF, SCON
- Power and system control register: PCON, SCONF
- Interrupt system register: IP, IE, IP1, IE1, IFR
- PWM output register: PWMC0, PWMC1, PWMD0, PWMD1, P1CON
- ADC register: ADCSC, ADCD, P2CON
- RTC register: RTCC, RTCS
- LED Driving Capability Control: LEDP0, LEDP1, LEDP2, LEDP3, LEDP4

Table 1 SFR Map

8					~ 3				5
0	В				132				-
0	0000 0000				C				,
8									S
)	ACC								9
	0000 0000								
8	P4								1
	xxxx 1111								
0	PSW			PWMC0	PWMC1				
	0000 0000			0000 0000	0000 0000				
8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2			
	0000 0000	xxxx xx00	0000 0000	0000 0000	0000 0000	0000 0000			
)									
8	IP	IP1						SCONF	_
-	0000 0000	0000 0000						0000 0000	
)	P3			PWMD0	PWMD1				
	1111 1111			0000 0000	0000 0000				
3	IE	IE1	IFR						
	0000 0000	0000 0000	0000 0000						
)	P2	RTCS	RTCC						
	1111 1111	0000 0000	0000 0000						
	SCON	SBUF		P1CON	P2CON				
	0000 0000	XXXX XXXX		0000 0000	0000 0000				
	P1		LEDP0	LEDP1	LEDP2	LEDP3	LEDP4		
	1111 1111		0000 0000	0000 0000	0000 0000	0000 0000	0000 0000		
	TCON	TMOD	TL0	TL1	TH0	TH1	ADCSC	ADCD	
	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	0000 0000	
	P0	SP	DPL	DPH				PCON	
	1111 1111	0000 0111	0000 0000	0000 0000				0000 0000	

Table 2 : All SFR list (8051, I/O, Timer, UART, System, Interrupt, RAM Control, PWM, RTC, ADC)

Symbol	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET



#### SM89S16R1

#### 8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

				8	051 Core						
ACC*	Accumulator	E0									00H
В	B register	F0									00H
SP	Stack Pointer	81H									07H
PSW*	Process Status	D0H	CY	AC	F0	RS1	RS0	OV		Р	00H
DPTR	Data Pointer (2 Bytes)										
DPH	Data Pointer High	82H									00H
DPL	Data Pointer Low	83H									00H
				I/	O PORT						
P0*	Port 0	80H	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	FFH
P1*	Port 1	90H	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	FFH
P2*	Port 2	A0H	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	FFH
P3*	Port 3	B0H	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	FFH
P4*	Port 4	D8H					P4.3	P4.2	P4.1	P4.0	XFH
P1CON	P1 Control	9BH					PWM1E	PWM0E	-	-	00H
P2CON	P2 Control	9CH	ADC3E	ADC2E	ADC1E	ADC0E			-	-	00H
				TIM	ER / Counter						
TCON*	Timer Control register	88H	TF1	TF1	TF0	TR0	IE1	IT1	IE0	IT0	00H
THL0	Timer 0 (2 Bytes)										
TH0	Timer 0 High	8CH									00H
TL0	Timer 0 Low	8AH									00H
THL1	Timer 1 (2 Bytes)										
TH1	Timer 1 High	8DH									00H
TL1	Timer 1 Low	8BH									00H
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2	CPRL2	00H
T2MOD	Timer 2 Mode	C9H				4	10	_	T2OE	DCEN	X0H
RCAP2HL	Reload/Capture (2 bytes)						P 4				
RCAP2H	RCAP2 High	CBH				279					00H
RCAP2L	RCAP2 Low	CAH			30	2	A				00H
THL2	Time 2 (2 bytes)										
TH2	Timer 2 High	CDH				- O -					00H
TL2	Time 2 Low	CCH									00H
					UART		-				
SCON*	UART Control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SBUF	UART Buffer	99H									XXH
				A/I	Converter	1	T	<b></b> -	Γ	1	
ADSCR	ADC status & control	8EH	СОМ	CON	ADCSS1	ADCSS0	CH1	CHO			00H
ADCD	ADC data register	8FH	AD.5	AD.4	AD.3	AD.2	AD.1	AD.0			00H
DIEGO			Date	Real Tin	her Clock (R	IC)		<b>a a</b>	<u> </u>		0.011
RTCS	RTC Status	AlH	RTCen	Stable	Sec.5	Sec.4	Sec.3	Sec.2	Sec.1	Sec.0	00H
RTCC	RTC Control	A2H	Int_sel.1	Int_sel.0	Min.5	Min.4	Min.3	Min.2	Min.1	Min.0	00H
DWAGO	DWA 0 Control	DUI		P۷	M output	1	T	DDC	DEC 1	DECO	0011
PWMC0	PWM 0 Control	D3H						PBS	PFSI	PFS0	00H
PWMCI	PWM I Control	D4H D2U	DWAD 7	DW/MD 6	DWAD 5	DW/MD 4	DWAD 2	PBS	PFSI DWMD 1	PFS0	00H
PWMD0	PWM 0 Data	B3H D4U	FWMD.7	F WMD.0	F WMD.5	F WMD.4	F WMD.3	F WMD.2	F WWD.1	F WMD.0	00H
PWMDI	PWM I Data	B4H	PWMD./	PWMD.6	PWMD.5	PWMD.4	PWMD.3	PWMD.2	PWMD.1	PWMD.0	00H
PCON	Power Control register	9711	SMOD	Powe	i and System	1	1		PD	IDI E	0011
SCONE	System Control	8711 BEH	SMOD			PDW/LIE			OME		0011
SCONT	System Control	DI II		Inter	runt system	TDWOL			OWIE	ALLI	0011
IE*	Interrunt Enable	A8H	EA	Inter	ET2	ES0	ET1	EX1	ET0	EX0	00H
IE1	Interrupt Enable 1	AQH			212	250	EADC	ERTC	1.10		00H
IFR	Interrupt Elag 1	AAH					ADCIE	RTCIF			00H
IP*	Interrupt Priority	B8H			PT2	PS0	PT1	PX1	PT0	PX0	00H
IP1	Interrupt Priority 1	B9H				1.00	PADC	PRTC			00H
		5/11		LED Drivin	g Capability	Control	THE	11110			0011
LEDP 0	LED output in P0	92H		LLC DITTI	8 cupaointy	201101					00H
LEDP 1	LED output in P1	93H									00H
LEDP 2	LED output in P2	94H									00H
LEDP 3	LED output in P3	95H									00H
LEDP 4	LED output in P4	96H									00H
	1		1	1	1	1	1		1	1	1



SM89S16R1

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# Target Spec. Absolute Rating

	8					
Symbol	Description	Min.	Тур.	Max.	Unit.	Remarks
TA	Operating temperature	-40	25	85	°C	Ambient temperature under bias
VCC5	Supply voltage	4.5	5.0	5.5	V	
VCC3.3	Supply voltage	3.0	3.3	3.6	V	
Fosc 25	Oscillator Frequency			25	MHz	For 3.3V application
Fosc 40	Oscillator Frequency			40	MHz	For 5.0V application

# **DC** Characteristic

VCC = 5V ( $\pm 10\%$ ), VSS=0V TA= -40°C to 85°C

SVMBOL	PARAMETER	TEST	LIMITS		UNIT
STMDOL	IANAVIETEK	CONDITIONS	MIN	MAX	UIII
VCC	Supply Voltage		4.5	5.5	V
ICC	Supply current operating	See notes 1 $f_{CLK} = 12MHz VCC = 5.5V$		20	mA
IID	Supply current IDLE Mode	See note 2 $f_{CLK} = 12MHz VCC = 5.5V$		6.5	mA
IPD	Supply current Power-Down MODE RTC Disable	See note 3 ; VCC (= 5.5V)		30	μΑ
II D	Supply current Power-Down MODE RTC Enable	See note 3 ; VCC (= 5.5V)		80	μΑ
		INPUT			
VIL1	Input LOW voltage, P0, P1, P2, P3, P4, /EA		-0.5	0.8	V
VIL2	Input LOW voltage, RES, XTAL1		0	0.8	V
VIH1	Input HIGH voltage, P0, P1, P2, P3, P4, /EA		2.0	Vcc+0.5	V
VIH2	Input HIGH voltage, RES, XTAL1		70%VCC	Vcc+0.5	V
IIL	Input current LOW level Port 1,2,3,4	VIN = 0.45V		-75	μA
ITL	Transition current High to Low Port 1,2,3,4	VIN = 2.0 V		-650	μA
ILI	Input leakage current ,Port 0	0.45V < VIN < VCC-0.3V		±10	μΑ
		OUTPUT			
VOL1	Output LOW voltage, Port 0, ALE, /PSEN	IOL = 8mA , VCC = 5.0V		0.45	V
VOL2	Output LOW voltage, Port 1, 2, 3, 4	IOL = 6.5 mA, $VCC = 5.0 V$		0.45	V
VOH1	Output High voltage Port0 ALE, /PSEN	IOH = -800uA , $VCC = 5.0V$	2.4		V
VOH2	Output High voltage Port 1,2,3,4	$IOH = -60\mu A$ , $VCC = 5.0V$	2.4		V
RRST	Internal RESET pull-down resistor		50	300	kΩ
CIO	Pin capacitance	Test freq=1MHz, TA=25°C		10	pF

#### VCC = $3.3V (\pm 10\%)$ , VSS=0V, TA= $-40^{\circ}C$ to $85^{\circ}C$

SVMBOI	PARAMETER	TEST	LI	MITS	UNIT
STRIBUL	TAKAMETEK	CONDITIONS	MIN	MAX	UNII
VCC	Supply Voltage		3.0	3.6	V
ICC	Supply current operating	See note 1 $f_{CLK} = 12MHz VCC = 3.6V$		10	mA
IID	Supply current IDLE Mode	See note 2 $f_{CLK} = 12MHz VCC = 3.6V$		5	mA
חתו	Supply current Power-Down MODE RTC Disable	See note 3 ; VCC (= 3.6V)		20	μΑ
ПD	Supply current Power-Down MODE RTC Enable	See note 3 ; VCC (= 3.6V)		30	μΑ
		INPUT			
VIL1	Input LOW voltage, P0, P1, P2, P3, P4, /EA	VCC = 3.6V	0	0.2 VCC -0.2	V
VIL2	Input LOW voltage, RST	VCC = 3.6V	0	0.2 VCC -0.2	V
VIL3	Input LOW voltage, XTAL1	VCC = 3.6V	0	0.2 VCC -0.2	V



#### SM89S16R1 8-Bits Micro-controller

	With 64KB Flas	<u>h ROM &amp; 1KB RAM &amp; RTC &amp;</u>	ADC & PV	VM & PDWU	embedded			
VIH1	Input HIGH voltage, P0, P1, P2, P3, P4, /EA	VCC = 3.6V	0.6 VCC -0.4	VCC + 0.2	V			
VIH2	Input HIGH voltage, RST	VCC = 3.6V	0.6 VCC -0.4	VCC + 0.2	V			
VIH3	Input HIGH voltage, XTAL1	VCC = 3.6V	0.8 VCC	VCC + 0.2	V			
IIN1	Input current LOW level Port 1,2,3,4	VCC = 3.0V ~3.6V, VIN = 0.45V.	-10	50	μΑ			
ITL	Transition current High to Low Port 1,2,3,4	See note 4 VCC = $3.6V$ , VIN = $2.0 V$	-75	400	μΑ			
ILI	Input leakage current P0, /EA	VCC = 3.0V ~3.6V, 0.45V <vin<vcc< td=""><td>-10</td><td>10</td><td>μΑ</td></vin<vcc<>	-10	10	μΑ			
OUTPUT								
		OUTPUT						
VOL1	Output LOW voltage, Port 0, ALE, /PSEN	$\begin{array}{c} \textbf{OUTPUT} \\ \textbf{IOL} = 6 \text{mA} , \text{VCC} = 3.3 \text{V} \end{array}$		0.4	V			
VOL1 VOL2	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4	OUTPUT           IOL = 6mA , VCC = 3.3V           IOL = 5mA , VCC = 3.3V		0.4 0.4	V V			
VOL1 VOL2 VOH1	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN	OUTPUT           IOL = 6mA , VCC = 3.3V           IOL = 5mA , VCC = 3.3V           IOH = -300uA , VCC = 3.3V	2.4	0.4 0.4	V V V			
VOL1 VOL2 VOH1 VOH2	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4	OUTPUT           IOL = 6mA , VCC = 3.3V           IOL = 5mA , VCC = 3.3V           IOH =-300uA , VCC = 3.3V           IOH =-20µA , VCC = 3.3V	2.4 2.4	0.4 0.4	V           V           V           V           V           V			
VOL1 VOL2 VOH1 VOH2 ISK1	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4 Sink Current Port 1, 2, 3, 4	OUTPUT $IOL = 6mA \cdot VCC = 3.3V$ $IOL = 5mA \cdot VCC = 3.3V$ $IOH = -300uA \cdot VCC = 3.3V$ $IOH = -20\muA \cdot VCC = 3.3V$ $VCC = 3.3V, VIN = 0.4 V$	2.4 2.4	0.4 0.4 6	V V V V V mA			
VOL1 VOL2 VOH1 VOH2 ISK1 ISK2	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4 Sink Current Port 1, 2, 3, 4 Sink Current Port 0,ALE, /PSEN	OUTPUT $IOL = 6mA \cdot VCC = 3.3V$ $IOL = 5mA \cdot VCC = 3.3V$ $IOH = -300uA \cdot VCC = 3.3V$ $IOH = -20\muA \cdot VCC = 3.3V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 0.4 V$	2.4 2.4	0.4 0.4 6 8	V V V V mA mA			
VOL1 VOL2 VOH1 VOH2 ISK1 ISK2 ISR1	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4 Sink Current Port 1, 2, 3, 4 Sink Current Port 0,ALE, /PSEN Source Current Port 1, 2, 3, 4	OUTPUT $IOL = 6mA \cdot VCC = 3.3V$ $IOL = 5mA \cdot VCC = 3.3V$ $IOH = -300uA \cdot VCC = 3.3V$ $IOH = -20\muA \cdot VCC = 3.3V$ $VCC = 3.3V, VIN = 0.4 V$	2.4 2.4	0.4 0.4 6 8 -80	V V V W MA mA uA			
VOL1 VOL2 VOH1 VOH2 ISK1 ISK2 ISR1 ISR2	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4 Sink Current Port 1, 2, 3, 4 Sink Current Port 0,ALE, /PSEN Source Current Port 1, 2, 3, 4 Source Current Port 0,ALE, /PSEN	OUTPUT $IOL = 6mA \cdot VCC = 3.3V$ $IOL = 5mA \cdot VCC = 3.3V$ $IOH = -300uA \cdot VCC = 3.3V$ $IOH = -20\muA \cdot VCC = 3.3V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 2.4 V$ $VCC = 3.3V, VIN = 2.4 V$	2.4 2.4	0.4 0.4 6 8 -80 -8	V V V V MA mA uA mA			
VOL1 VOL2 VOH1 VOH2 ISK1 ISK2 ISR1 ISR2 RRST	Output LOW voltage, Port 0,ALE, /PSEN Output Low voltage Port 1,2,3,4 Output High voltage Port0, ALE, /PSEN Output High voltage Port 1,2,3,4 Sink Current Port 1, 2, 3, 4 Source Current Port 0,ALE, /PSEN Source Current Port 1, 2, 3, 4 Source Current Port 0,ALE, /PSEN Internal RESET pull-down resistor	OUTPUT $IOL = 6mA \cdot VCC = 3.3V$ $IOL = 5mA \cdot VCC = 3.3V$ $IOH = -300uA \cdot VCC = 3.3V$ $IOH = -20\muA \cdot VCC = 3.3V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 0.4 V$ $VCC = 3.3V, VIN = 2.4 V$ $VCC = 3.3V, VIN = 2.4 V$	2.4 2.4 50	0.4 0.4 6 8 -80 8 300	V           V           V           W           MA           mA           uA           mA           kΩ			

#### NOTES FOR DC ELECTRICAL CHARACTERISTICS

- The operating supply current is measured with all output disconnected; XTAL1 driven with tr = tf = 5ns; VIL = VSS+0.5V; VIH=VCC-0.5V; XTAL2 not connect /EA=RST=Port0=VDD;
- The IDLE MODE supply current is measured with all output pins disconnected; XTAL1 driven with tr = tf = 5ns; VIL = VSS+0.5V; VIH=VCC-0.5V; XTAL2 not connect; /EA=Port0=VDD;
- The POWER-DOWN MODE supply current is measured with all output pins disconnected; VIL = VSS+0.5V; VIH=VCC-0.5V; XTAL2 not connect; /EA= Port0=VDD;
- 4. Port 1, 2, 3, and 4 sources a transition current when they are being externally driven from HIGH to LOW. The transition current reaches its maximum value when VIN is approximately 2V.
- 5. Capacities loading on port 0 and 2 may cause spurious noise to be superimposed on VOL of ALE and port 1, 3, and 4. The noise is due to external bus capacitance discharging into port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt trigger STROBE input.

# **AC Characteristic**

VCC= $3.3V\pm10\%$ , VSS=0V, tclk min = 1/ fmax(maximum operating frequency)



#### SM89S16R1

8-Bits Micro-controller

#### TA= $-40^{\circ}$ C to $+85^{\circ}$ C

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

CL=100pF for Port0, ALE and /PSEN; CL=80pF for all other outputs unless otherwise specified.

Symbol	FIGURE	PARAMETER	MIN	MAX	UNIT				
External Clock drive into XTAL1									
tCLK	4	Xtall Period	40(1)	-	ns				
tCLKH	4	Xtal1 HIGH time	20	-	ns				
tCLKL	4	Xtal1 LOW time	20	-	ns				
tCLKR	4	XTAL1 rise time	-	10	ns				
tLLIV	4	XTAL1 fall time	-	10	ns				
tCYC	4	Controller cycle time = $tCLK / 4$	3.33	-	Ns				

NOTES:

1. Operating at 25MHz.

Symbol	FIGURE	PARAMETER	MIN	MAX	UNIT			
		Program Memory	·	·				
1/tCLK	7	System clock frequency	3.0	25	MHz			
tLHLL	7	ALE pulse width	2tCLK-40		ns			
tAVLL	7	Address valid to ALE low	tCLK-40		ns			
tLLAX	7	Address hold after ALE low	tCLK-30		ns			
tLLIV	7	ALE LOW to valid instruction in	-0-	4tCLK-100	ns			
tLLPL	7	ALE LOW to /PSEN LOW	tCLK-30		ns			
tPLPH	7	/PSEN pulse width	3tCLK-45		ns			
tPLIV	7	/PSEN LOW to valid instruction in		3tCLK-105	ns			
tPXIX	7	Input instruction hold after /PSEN	0		ns			
tPXIZ	7	Input instruction float after /PSEN		tCLK -25	ns			
tAVIV	7	Address to valid instruction in		5tCLK-105	ns			
tPLAZ	7	/PSEN low to address float		10	ns			
Data Memory								
tAVLL	8,9	Address valid to ALE LOW	tCLK-40		ns			
tLLAX	8,9	Address hold after ALE LOW	tCLK-35		ns			
tRLRH	8	/RD pulse width	6tCLK-100		ns			
tWLWH	9	/WR pulse width	6tCLK-100		ns			
tRLDV	8	RD LOW to valid data in		5tCLK-165	ns			
tRHDX	8	Data hold after /RD	0		ns			
tRHDZ	8	Data float after /RD		2tCLK-70	ns			
tLLDV	8	ALE LOW to valid data in		8tCLK-150	ns			
tAVDV	8	Address to valid data in		9tCLK-165	ns			
tLLWL	8,9	ALE LOW to /RD or /WR LOW	3tCLK-50	3tCLK+50	ns			
tAVWL	8,9	Address valid to /WR or /RD LOW	4tCLK-130		ns			
tQVWX	9	Data valid to /WR transition	tCLK-50		ns			
tQVWH	9	Data before /WR	7tCLK-150		ns			
tWHQX	9	Data hold after /WR	tCLK-50		ns			
tRLAZ	8	/RD LOW to address float		0	ns			
tWHLH	8,9	/RD or /WR HIGH to ALE HIGH	tCLK-40	tCLK+40	ns			
		UART						
tXLXL	10	Serial port clock time	12tCLK		ns			
tQVXH	10	Output data setup to clock rising edge	10tCLK-133		ns			
tXHQX	10	Output data hold after clock rising edge	2tCLK-117		ns			
tXHDX	10	Input data hold after clock rising edge	0		ns			
tXHDV	10	Clock rising edge to input data valid		10tCLK-133	ns			



Figure 4 External Clock Drive waveform



Figure 6 AC Testing, Floating Waveform



Figure 7 External Program Memory Read Cycle

Ver 2.1 SM89S16R1 08/2006

SyncMOS Technologies International, Inc. **SM89S16R1** 8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded ALE \_\_\_\_\_ -t<sub>WHLH</sub> -/PSEN -t<sub>LLDV</sub> -t<sub>llwl</sub> — -t<sub>RLRH</sub> /RD -t<sub>AVLL</sub> -t<sub>RHDZ</sub> -t<sub>RLDV</sub> -t<sub>RHDX</sub> -► -t<sub>LLAX</sub> -► ► t<sub>RLAZ</sub> PORT0 A0 - A7 (RI or DPL) DATA IN A0 - A7 (PCL) <INSTR IN -t<sub>AVDV</sub>



A8 - A15 of DPH or PORT2

-t<sub>AVWL</sub> -

PORT2



Figure 9 External Data Memory write cycle



Figure10 UART waveform in Shift Register MODE

Specifications subject to change without notice contact your sales representatives for the most recent information.

Ver 2.1 SM89S16R1 08/2006

A8 - A15 (PCH)



SM89S16R1

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# **Function Description**

The SM89S16R1 is a stand-alone high-performance microcontroller designed for use in many applications, such as LCD monitor, instrumentation, or high-end consumer applications.

In addition to the 80C51 standard functions, the device provides a number of dedicated hardware functions for these applications.

The SM89S16R1 is a control-oriented CPU with on-chip program and data memory. It can be extended with external data memory up to 64K bytes. For system requiring extra capability, the SM89S16R1 can be enhanced by using external memory and peripherals.

The SM89S16R1 has two software selectable modes of saving power consumption : IDLE and POWER-DOWN. The IDLE mode freezes the CPU while allowing the RAM, timer, serial ports and interrupt system to continue functioning. The POWER-DOWN mode save the RAM contents but freezes the oscillator causing all other chip functions to be inoperative. The POWER-DOWN mode can be terminated by H/W reset, or by any one of the two external interrupt or RTCI function.

# CPU

The CPU of SM89S16R1 is compatible to standard 80C51. The structure of this CPU is shown as FIGURE 11. It contains Instruction Register (IR), Instruction Decoder, and Program Counter (PC), Accumulator (ACC), B Register, and control logic. This CPU provides a 8-bits bi-direction bus to communicate with other blocks in the chip. The address and data are transferred through on the same 8-bits bus.



Figure 11 The CPU structure

# **CPU Timing**

The machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods. Thus a machine cycle takes 12 oscillator periods. Each state is divided into a PHASE 1 half and a PHASE2 half. FIGURE 12 Shows relationships between oscillator, phase, and S1-S6.

SM89S16R1

SyncMOS Technologies International, Inc.

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded





FIGURE 12 shows the fetch / execute sequences in states and phases for various kinds of instructions. Normally the program fetches are generated during each machine cycle, even if the instruction being executed doesn't require it. If the instruction being executed doesn't need more code bytes, the CPU simply ignores the extra fetch, and the PROGRAM COUNTER is incremented accordingly.

Execution of a one-cycle instruction (FIGURE 13A and B) begins during S1 of the machine cycle, when the OPCODE is latched into INSTRUCTION REGISTER. A second fetch occurs during S4 of the same machine cycle. Execution is completed at the end of S6 of this machine cycle.

The MOVX instructions take two machine cycles to execute. No program fetch is generated during the second cycle of a MOVX instruction. This is the only time program fetches are skipped. The fetch/execute sequence for MOVX instructions is shown in FIGURE13 (D)

The fetch/execute sequences are the same whether the PROGRAM MEMORY is internal or external to the chip. Execution times do not depend on whether the PROGRAM MEMORY is internal or external.

FIGURE 14 shows the signals and timing involved in program fetches when the program memory is external. If PROGRAM MEMORY is external, the PROGRAM MEMORY READ STOBE (/PSEN) is normally activated twice per machine cycle, as shown in FIGURE 14(A).

If an access external DATA MEMORY occurs, as shown in FIGURE 14(B), two (/PSEN) are SKIPPED, because the address and data bus are being used for DATA MEMORY access.

Note that a DATA MEMORY bus cycle takes twice as much time as PROGRAM MEMORY bus cycle. FIGURE 14 shows the relative time of the address begin emitted at PORT0 and PORT2, and of ALE and /PSEN. ALE is used to latch the low address byte form PORT0 into the address latch.

When CPU is executing from internal PROGRAM MEMORY, /PSEN is not activated, and program address is not emitted. However, ALE continues to be activated twice per machine cycle and so is available as clock output signal. Note, however, that ALE is skipped during the execution of the MOVX instruction.



Figure 13 Timing of various instructions



#### SM89S16R1





Figure 14: Bus cycle in external program memory mode

# **Instruction Set**

The SM89S16R1 uses the powerful instruction set of 80C51. It consists of 49 single-byte, 42 two-byte, and 15 threebyte instructions. Among them 63 instruction are executed in 1 machine-cycle, 46 instructions in 2 machine-cycles, and the multiply, 2 instructions in 4 machine-cycles.

A summary of the instruction set is given in Table 3.



#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

Addressing Mode Notes on instruction set and address modes:

Rn	Register R7-R0 of the currently selected register bank.
direct	8-bits internal data location's address. This could be internal DATA RAM location (0-127) or a
	SFR [i.e., I/O port, control register, status register, etc. (128-255)]
@Ri	8-bits RAM location addressed indirectly through register R1 or R0 of the actual register bank
#data	8-bits constant included in the instruction
#data16	16-bits constant included in the instruction
addr11	11-bits destination address. Used by ACALL and AJMP. The branch can be anywhere within the
	same 2 Kbytes page of program memory as the first byte of the following instruction.
rel	Signed (2's complement) 8-bits offset byte. Used by SJMP and all conditional jumps. Range is
	-128 to +127 bytes relative to first byte of the following instruction.
bit	Direct addressed bit in internal data RAM or SFR

#### Table 3: A Summary of the instruction set

Mnemonic		OPERATION	BYTE	CYCLE
Arithmetic	Instructions			
ADD	A,Rn	A = A + Rn	1	1
ADD	A,direct	A = A + direct	2	1
ADD	A,@Ri	$A = A + \langle a \rangle Ri \rangle$	1	1
ADD	A,#data	A = A + #data	2	1
ADDC	A,Rn	A = A + Rn + C	1	1
ADDC	A,direct	A = A + direct + C	2	1
ADDC	A,@Ri	A = A + (a)Ri + C	1	1
ADDC	A,#data	A = A + #data + C	2	1
SUBB	A,Rn	A = A - Rn - C	1	1
SUBB	A,direct	A = A - direct - C	2	1
SUBB	A,@Ri	$A = A - \langle a Ri \rangle - C$	1	1
SUBB	A,#data	A = A - #data - C	2	1
INC	A	A = A + 1	1	1
INC	Rn	Rn = Rn + 1	1	1
INC	direct	direct = direct + 1	2	1
INC	@Ri	$\langle \hat{a}   Ri \rangle = \langle \hat{a}   Ri \rangle + 1$	1	1
DEC	Ă	A = A - 1	1	1
DEC	Rn	Rn = Rn - 1	1	1
DEC	direct	direct = direct $-1$	2	1
DEC	@Ri	<(a)Ri> = <(a)Ri> - 1	1	1
INC	DPTR	DPTR = DPTR - 1	1	2
MUL	AB	$B:A = A \times B$	1	4
DIV	AB	A = INT (A/B)	1	4
		B = MOD (A/B)		
DA	A	Decimal adjust ACC	1	1
Logical Ins	tructions			
ANL	A,Rn	A .AND. Rn	1	1
ANL	A,direct	A.AND. direct	2	1
ANL	A,(a)R1	A .AND. $\leq (a)$ Ri>	1	1
ANL	A,#data	A.AND. #data	2	1
ANL	direct,A	direct AND A	2	1
ANL	direct,#data	difect AND. #data	3	2
ORL	A,Rn	A.OR. Kn	1	1
ORL	A, difect		2	1
ORL	A,@KI	A.OR. \WRI	1	1
ORL	A,#data	A.OK. #data	2	1
ORL	direct #data	direct OR #data	2	2
VPI	A Pn	A YOP Pn	1	1
XRI	A direct	A XOR direct	2	1
XRL	A @Ri	A XOR $\langle m R \rangle$	1	1
XRI	A #data	A XOR #data	2	1
XRI	direct A	direct XOR A	2	1
XRL	direct #data	direct XOR #data	3	2
CLR	A	A = 0	1	1
CPL	A	A = /A	1	1
RL	A	Rotate ACC Left 1 bit	1	1
	1			1 -



#### SM89S16R1 8-Bits Micro-controller

RLC			& PVVIVI & I	
	Α	Rotate Left through Carry	1	1
RR	А	Rotate ACC Right 1 bit	1	1
RRC	А	Rotate Right through Carry	1	1
SWAP	А	Swap Nibbles in A	1	1
Data Transf	ers Instructions			
MOV	A,Rn	A = Rn	1	1
MOV	A,direct	A = direct	2	1
MOV	A,@Ri	$A = \langle \hat{a} R i \rangle$	1	1
MOV	A,#data	A = #data	2	1
MOV	Rn,A	Rn = A	1	1
MOV	Rn,direct	Rn = direct	2	2
MOV	Rn,#data	Rn = #data	2	1
MOV	direct,A	direct = A	2	1
MOV	direct,Rn	direct = Rn	2	2
MOV	direct,direct	direct = direct	3	2
MOV	direct,@R1	direct = $\langle a \rangle R_1 \rangle$	2	2
MOV	direct,#data	direct = #data	2	1
MOV	@Ri,A	$\langle \underline{a}, \mathbf{R} \mathbf{i} \rangle = \mathbf{A}$	1	1
MOV	@Ri,direct	<@Ri>= direct	2	2
MOV	@Ri,#data	$\langle a   \mathbf{R}_1 \rangle = \#$ data	2	1
MOV	DPTR,#data16	DPTR = #data16	3	2
MOVC	A,@A+DPTR	A = code memory[A+DPTR]	1	2
MOVC	A,@A+PC	A = code memory[A+PC]	1	2
MOVX	A,@Ri	A = external memory[Ri] (8-bits address)	1	2
MOVX	A,@DPTR	A = external memory[DPTR] (16-bits address)	1	2
MOVX	@Ri,A	external memory[Ri] = A (8-bits address)	1	2
MOVX	@DPTR,A	external memory[DPTR] = A (16-bits address)	1	2
PUSH	direct	INC SP: MOV "@'SP', < direct >	2	2
POP	direct	MOV < direct >, "@SP": DEC SP	2	2
ХСН	A,Rn	ACC and < Rn > exchange data	1	1
ХСН	A,direct	ACC and < direct > exchange data	2	1
ХСН	A.@Ri	ACC and $\leq Ri \geq$ exchange data	1	1
XCHD	A @Ri	ACC and @Ri exchange low nibbles	1	1
Boolean Ins	tructions		-	-
CLR	C	C = 0	1	1
CLR	bit	bit = 0	2	1
SETR		C = 1	1	1
SETB	hit	bit = 1	2	1
CPI	C	C = /C	1	1
CPI	bit	bit = /bit	2	1
	UII -	C = C AND bit	2	1
	Chit		2	2
ANL	C,bit	C = C AND /bit	2	2
ANL	C,bit C,/bit	C = C AND. bit C = C OR bit	2 2	2 2 2 2
ANL ORL ORL	C,bit C,/bit C,bit	C = C  AND. bit $C = C  AND. /bit$ $C = C  OR. bit$ $C = C  OR. bit$	2 2 2 2	2 2 2 2
ANL ANL ORL ORL MOV	C,bit C,/bit C,bit C,/bit	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$	2 2 2 2 2	2 2 2 2 2
ANL ORL ORL MOV	C,bit C,/bit C,bit C,/bit C,bit	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit=C$	2 2 2 2 2 2 2 2	2 2 2 2 1 2
ANL ORL ORL MOV MOV	C,bit C,/bit C,bit C,/bit C,bit bit,C	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Lump if C = 1$	2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 1 2 2
ANL ANL ORL ORL MOV MOV JC	C,bit C,/bit C,bit C,/bit C,bit bit,C rel	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if C = 1 Lump if C = 0	2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ORL ORL MOV MOV JC JNC	C,bit C,/bit C,bit C,/bit C,bit bit,C rel rel	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if C= 1 Jump if C= 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV MOV JC JNC JB Built	C,bit C,/bit C,/bit C,/bit C,/bit bit,C rel rel trel	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if C= 1 Jump if bit = 1 Jump if bit = 1	2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JNC JB JNB	C,bit C,/bit C,/bit C,/bit C,/bit C,bit bit,C rel rel bit,rel bit,rel	C = C AND. bit $C = C AND. /bit$ $C = C OR. /bit$ $C = C OR. /bit$ $C = bit$ $bit = C$ Jump if C = 1 Jump if bit = 1 Jump if bit = 0	2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JNC JB JNB JBC	C,bit C,/bit C,/bit C,/bit C,/bit Dit,C rel rel rel bit,C rel bit,rel bit,rel	C = C AND. bit $C = C AND. /bit$ $C = C OR. /bit$ $C = C OR. /bit$ $C = bit$ $bit = C$ Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1	2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JC JNC JB JBC JBC JUMP Instru	C,bit C,/bit C,/bit C,/bit C,bit bit,C rel rel rel bit,rel bit,rel bit,rel bit,rel ctions	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1	2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3	2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JNC JB JNC JB JBC JBC Jump Instru ACALL	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11	C = C AND. bit $C = C AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JO JC JNC JB JNC JB JBC JUNB JBC JUND Instru ACALL LCALL	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11 addr16	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if C = 0$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JOC JDC JDC JDC JB JNC JB JBC JBC JUNP Instru ACALL LCALL RET	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel bit,rel ctions addr11 addr16	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if C = 0$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$ $Return from subroutine$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JO JC JJC JJRC JB JNC JB JNB JBC JUNB JBC JUNB JBC JUNB JBC LCALL LCALL RET RETI	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11 addr16	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if $C = 1$ Jump if $C = 0$ Jump if $bit = 1$ Jump if $bit = 0$ Jump if $bit = 1$ Jump if $bit = 0$ Jump if $C = 1$ Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from interrupt	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JJC JJR JJR JB JB JB JB JB JB JB JB JB LC ALL LCALL RET RETI AJMP	C,bit C,/bit C,/bit C,/bit C,/bit C,/bit bit,C rel bit,C rel bit,rel bit,rel bit,rel bit,rel bit,rel addr11 addr11	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$ $Return from subroutine$ $Return from interrupt$ $Jump only at 2k bytes Address$	2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 1 1 2 2 3 1 1 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JC JNC JB JBC JBB JBC JBB JBC JBB JBC JBB JBC JUNP Instru ACALL LCALL RET RETI AJMP LJMP	C,bit C,/bit C,/bit C,/bit C,/bit C,/bit bit,C rel rel bit,C rel bit,rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 addr11 addr16	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$ $Return from subroutine$ $Return from interrupt$ $Jump only at 2k bytes Address$ $Jump to max 64K bytes Address$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JC JNC JNC JNC JB JNB JBC JUNP Instru ACALL LCALL RET RETI AJMP LJMP SJMP	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 rel	C = C .AND. bit $C = C .AND. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to max 64K bytes Address Jump to max 266 bytes	2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 3 1 1 2 3 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL MOV JC JNC JB JNC JB JBC JUNE JBC JUNE ACALL LCALL RET RET RET RET AJMP LJMP SJMP	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 rel @A+DPTR	C = C AND. bit $C = C AND. /bit$ $C = C OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$ $Return from subroutine$ $Return from interrupt$ $Jump only at 2k bytes Address$ $Jump to A+ DPTR$	2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL ORL MOV JC JNC JB JNC JB JBC JMP ISC ACALL LCALL RET RET RET AJMP LJMP SJMP JZ	C,bit C,bit C,bit C,bit C,bit bit,C rel rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 addr11 addr16 rel @A+DPTR rel	C = C AND. bit $C = C AND. /bit$ $C = C .OR. /bit$ $C = bit$ $bit = C$ $Jump if C = 1$ $Jump if bit = 1$ $Jump if bit = 0$ $Jump if bit = 0$ $Jump if C = 1$ $Call Subroutine only at 2k bytes Address$ $Call Subroutine in max 64K bytes Address$ $Return from subroutine$ $Iump to At bytes Address$ $Jump to A+ DPTR$ $Jump if A = 0$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ORL ORL ORL MOV JC JD JNC JB JNB JBC JMP INT ACALL LCALL RET RETI AJMP LJMP SJMP JZ JNZ	C,bit C,bit C,bit C,bit C,bit bit,C rel it,rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 rel (@A+DPTR rel rel rel rel rel rel rel rel	C = C .AND. bit C = C .AND. /bit C = C .OR. /bit C = C .OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to At DPTR Jump if A = 0 Jump if A = 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 2 2 3 1 1 2 2 2 2	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ANL ORL ORL MOV JC JD JNC JB JNC JB JNB JBC JMP INB JBC JMP Instru ACALL LCALL RET RETI AJMP LJMP SJMP JZ JNZ CONE	C,bit C,bit C,bit C,bit C,bit C,bit bit,C rel bit,rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 rel @A+DPTR rel cel A direct rel	C = C .AND. bit C = C .AND. /bit C = C .OR. /bit C = C .OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to max 64K bytes Address Jump only at 2k bytes Address Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to At bytes Address Jump if A = 0 Jump if A = 0 Jump if A = 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ANL ORL ORL MOV JC JD JNC JB JNC JB JNC JB JNB JBC JMP ISC ACALL LCALL RET RETI AJMP LJMP SJMP JJZ JNZ CJNE CDNZ	C,bit C,bit C,bit C,bit C,bit C,bit bit,C rel bit,rel bit,rel bit,rel bit,rel bit,rel addr11 addr16 rel @A+DPTR rel rel dt16	C = C AND. bit C = C AND. /bit C = C .OR. /bit C = C .OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to max 64K bytes Address Jump on at 256 bytes Jump on at 256 bytes Jump if A = 0 Jump if A $\neq$ 0 Jump if A $\neq$ 0 Jump if A $\neq$ 0 Jump if A $\neq$ 0	2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 2 2 3 1 1 2 2 3 2 2 3 2 2 3 3 2 2 3 3 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2
ANL ANL ANL ORL ORL MOV MOV JD JD JD JD JD JD JD JD ACALL AJMP LJMP LJMP SJMP JZ JNZ CJNE CJNZ	C,bit C/bit C,bit C,bit C,bit C,bit bit,C rel bit,rel bit,rel bit,rel bit,rel bit,rel ddr11 addr16 addr11 addr16 rel @A+DPTR rel rel rel A, direct,rel A, #data,rel	C = C .AND. bit C = C .AND. /bit C = C .OR. /bit C = C .OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to A + DPTR Jump if A = 0 Jump if A $\neq$ < direct > Jump if A $\neq$ < direct > Jump if A $\neq$ < direct >	$ \begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 3 \\ 3 \\ 3 \\ 1 \\ 1 \\ 2 \\ 3 \\ 2 \\ 1 \\ 2 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3$	2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2 <td< td=""></td<>
ANL	C,bit           C/bit           C,bit           C,bit           C,bit           bit,C           rel           bit,rel           bit,rel           bit,rel           addr11           addr16           rel           qdr11           addr16           rel           A, direct,rel           A, direct,rel           A, #data,rel           Rn, #data,rel	C = C .AND. bit C = C .AND. /bit C = C .OR. /bit C = C .OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to A+ DPTR Jump if A = 0 Jump if A $\neq$ 0 Jump if A $\neq$ < direct > Jump if A $\neq$ <#data > Jump if Rn $\neq$ <#data >	$ \begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 3 \\ 3 \\ 3 \\ 1 \\ 2 \\ 3 \\ 2 \\ 1 \\ 2 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3$	$ \begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\$
ANL	C,bit C,bit C,bit C,bit C,bit bit,C rel bit,c bit,rel bit,rel bit,rel bit,rel ddr11 addr16 addr11 addr16 rel @A+DPTR rel rel A, direct,rel A, #data,rel @Ri, #data,rel	C = C AND. bit C = C AND. /bit C = C OR. /bit C = C OR. /bit C = bit bit = C Jump if C = 1 Jump if bit = 1 Jump if bit = 0 Jump if C = 1 Call Subroutine only at 2k bytes Address Call Subroutine in max 64K bytes Address Return from subroutine Return from subroutine Return from subroutine Return from subroutine Return from interrupt Jump only at 2k bytes Address Jump to max 64K bytes Address Jump to max 64K bytes Address Jump to A+ DPTR Jump if A = 0 Jump if A $\neq$ < direct > Jump if A $\neq$ < direct > Jump if R $\neq$ < #data > Jump if @Ri $\neq$ < #data >	$ \begin{array}{c} 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 3\\ 3\\ 3\\ 1\\ 1\\ 2\\ 3\\ 2\\ 1\\ 2\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\ 3\\$	2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2         2 <td< td=""></td<>

Specifications subject to change without notice contact your sales representatives for the most recent information.

Ver 2.1 SM89S16R1 08/2006



SM89S16R1

			8-Bits Mid	cro-controlle	эr
	V	Vith 64KB Flash ROM & 1KB RAM & RTC & ADC 8	& PWM & PD	WU embed	ded
DJNZ	direct,rel	Decrement and jump if direct not zero	3	2	
NOP		No Operation	1	1	

#### Memory organization

The central processing unit (CPU) manipulates operands in three memory spaces; there are 1024 bytes internal data memory (consisting of 256 bytes standard RAM and 768 bytes AUX-RAM) and 64K bytes internal/external program memory (see FIGURE 15)



Figure 15 Memory organization of SM89S16R1

## **Program memory**

The program memory of SM89S16R1 consists of 64K bytes FLASH memory on chip. If during RESET, the /EA pin was held high, the SM89S16R1 does not execute out of the internal program memory. If the /EA pin was held low during RESET the SM89S16R1 fetch all instructions from the external program memory. External writer can program it. The feature of FLASH memory is shown as following :

- **READ:** byte-wise
- WRITE: byte-wise within 30us (previously erased by a chip erase).
- ERASE:

Page Erase (512 bytes) within 10 ms

Full Erase (64K bytes) within 2 sec.

Erased bytes contain FFH

- Endurance : 10K erase and write cycles each byte at TA=25°C
- **Retention :** 10 years



SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

## **Internal Data memory**

The data memory of SM89S16R1 consists of 1024 bytes internal data memory (256 bytes standard RAM and 768 bytes AUX-RAM). The AUX-RAM is enable by SCONF.1 (\$BF.1), and read/write by MOVX

# Analog to Digital Converter (ADC)

The ADC block diagram was shown as below:

Those are only 4 pins mirror to Port 2[7:4] at Vin<3:0>. The digital output DATA [11:4] were put into ADCD (\$8FH). And the ADC interrupt vector is 4BH.

The ADC SFR shown as below:

#### ADSCR (\$8EH)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Com	Con	ADCSS1	ADCSS0	CH1	CH0		

COM: Read only. When conversion complete, it will be set.

CON: when set, the ADC will conversion continuous, else it will conversion only once.

ADCSS [1:0]: ADC clock select. (ADC\_CLK range 500 KHz~2.5 MHz). If over frequency of ADC\_CLK, the conversion data may be unstable.

		the second se	
ADCSS1	ADCSS0	ADC_CLK	100
0	0	FOSC/8	- 1
0	1 %	FOSC/16	
1	0	FOSC/32	
1	1	FOSC/64	

CH [1:0]: ADC channel select.

CH1	CH0	Input select
0	0	CH0
0	1	CH1
1	0	CH2
1	1	CH3

#### ADCD (\$8FH)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
AD.5	AD.4	AD.3	AD.2	AD.1	AD.0		

\*Read Only.







SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# Pulse Width Modulation (PWM)

The PWM output pins are P1.4 and P1.5.

The PWM clock is {Fosc/ (2xDivider)}, the PWM output frequency is {(PWM clock)/32} at 5 bits resolution and {(PWM clock)/256} at 8 bits resolution.

The PWM SFR show as below:

#### PWMC (\$D3H and \$D4H)

(+		-)					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					PBS	PFS1	PFS0

PBS: when set, the PWM is 5 bits resolution.

PFS [1:0]: The PWM clock divider select.

PFS1	PFS0	PWM clock divider select
0	0	2
0	1	4
1	0	8
1	1	16
		The state of the s

#### PWMD (\$B3H and \$B4H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMD.7	PWMD.6	PWMD.5	PWMD.4	PWMD.3	PWMD.2	PWMD.1	PWMD.0

# **Real Time Clock (RTC)**

The on-chip RTC keeps time of second and minute functions. Its time base is a 32.768 KHz crystal between pins X32OUT (alternate function of ALE) and X32IN (alternate function of PSEN). The RTC maintains time to a second. It also allows a user to read (and write) seconds and minute.

The RTC function used SFR descriptor as below:

#### RTCS (\$A1H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RTCen	Stable	SEC.5	SEC.4	SEC.3	SEC.2	SEC.1	SEC.0

RTCen: When set to '1', enable the enable RTC function. When this bit set, the ALE and PSEN pins output will disable, and the ALE and PSEN pins will use for RTC function as X32OUT and X32IN.

Stable: Read only. The Stable bit will set to 1 when the RTC module stable. Please wait 2 seconds before used the RTC function.

SEC [5:0]: show the current second counter at RTC function. The range is from 00H to 3BH.

#### RTCC (\$A2H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
INT_SEL1	INT_SEL0	MIN.5	MIN.4	MIN.3	MIN.2	MIN.1	MIN.0		

INT\_SEL [1:0]: the interrupt distribution selection bit, the interrupt vector is 43H.

00: the interrupt is set as 0.5 second

01: the interrupt is set as 1 second

10: the interrupt is set as 30 second

11: the interrupt is set as 60 second

MIN [5:0]: show the current minute counter at RTC function. The range is from 00H to 3BH.



#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded Starting and stopping the RTC:

# RTCS (\$A1H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RTCen	Stable	SEC.5	SEC.4	SEC.3	SEC.2	SEC.1	SEC.0

The RTC Function is enable by set the RTCS.7 (RTCen=1), then the ALE and /PSEN pins will switch to X32OUT and X32IN that for RTC function used, the ALE and PSEN signal output will disable; the crystal frequency is 32.768 KHz. See figure 17.



Figure 17 The RTC Crystal connect diagram

The stable bit (RTCS.6) will set to 1 when the RTC module stable. The design is about 31.25 ms; suggest waiting 2 second to use the RTC function. This bit will clear when RTCen bit set again.

The SEC [5:0] will show the second counter (range from 00H to 3BH), and the MIN [5:0] will show the minute counter (range from 00H to 3BH) of RTC function. This two register will clear when RTCen bit set.

# Interrupt:

<u>IEI (5A911)</u>							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
				EADC	ERTC		

ERTC: When set to '1', enable the RTC interrupt. If you want to use the RTC interrupt function, must enable the EA bit in IE.7 and enable the ERTC bit in IE1.2.

EADC: When set to '1', enable the ADC interrupt. If you want to use the ADC interrupt function, must enable the EA bit in IE.7 and enable the EADC bit in IE1.3

## RTCC (\$A2H)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INT_SEL1	INT_SEL0	MIN.5	MIN.4	MIN.3	MIN.2	MIN.1	MIN.0

Then select the interrupt distribution in INT\_SEL [1:0] in RTCC [7:6].

The RTC can select each of 4 interrupt sources: 0.5 second, 1 second, 0.5 minute, and 1 minute. The interrupt vector is 43H, it can wake-up CPU from POWER-DOWN mode.

#### IFR (\$AAH)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
				ADCIF	RTCIF		

ADCIF: When interrupt occupy the ADC interrupt flag (IFR.3) will set, and the CPU will execute the interrupt subroutine at the interrupt vector 4BH. The ADC Interrupt Flag must clear by software.

RTCIF: When interrupt occupy the RTC interrupt flag (IFR.2) will set, and the CPU will execute the interrupt subroutine at the interrupt vector 43H. The RTC Interrupt Flag must clear by software.



#### SM89S16R1

8-Bits Micro-controller

IP1 (\$R9H)

II I (\$D7II)							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
				PADC	PRTC		

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

The interrupt priority can be set at IP1.2 or IP1.3.

PADC: When set to '1', enable the ADC interrupt priority.

PRTC: When set to '1', enable the RTC interrupt priority.



Figure 18 The RTC Block Diagram

# **LED Driving Capability Control**

This function is set the sink current more then 10 mA for each pin, 26 mA for whole Port 0, 15 mA for whole Port 1 or whole Port2 or whole Port3 or whole Port4, and total 71 mA for whole chip. The SFR show as below:

Port Name	SFR Address	Iol(max) for total port
Port0	\$92H	26 mA
Port1	\$93H	15 mA
Port2	\$94H	15 mA
Port3	\$95H	15 mA
Port4	\$96H	15 mA

# The Power Down Wake Up (PDWU) function

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. In this state the ALE and PSEN pins are pulled low. The port pins output the values held by their respective SFRs.



SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded The SM89S16R1 will exit the Power Down mode with a reset or by a RTC (Real Time Clock) interrupt or by an

external interrupts pin enabled as level detects.

1. An external reset can be used to exit the Power Down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000H.

2. An external interrupt pin and RTC interrupt can be used to exit the Power Down state when the external interrupt or RTC interrupt actives and provided the corresponding interrupt is enabled, while the global enable (EA) bit is set and the external input has been set to a level detect mode or RTC interrupt set. If these conditions are met, then the low level on the external pin or RTC interrupt re-starts the oscillator. Then device executes the interrupt service routine for the corresponding external interrupt or RTC interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after the one that put the device into Power Down mode and continues from there.

#### **PCON (\$87H)**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SMOD						PD	IDLE

SMOD: This bit set to '1' to make the UART baud-rate double.

PD: When set to '1', the MCU will into Power Down mode

IDLE: When set to '1', the MCU will into IDLE mode

#### SCONF (SBFH)

IDLE: When s	set to '1', the N	ICU will into I	DLE mode	a the		
SCONF (\$B	FH)			1 3ª CN		
Bit7	Bit6	Bit5	Bit4	Bit3 Bit2	Bit1	Bit0
			PDWUE	13 -01	OME	ALEI

PDWUE: When set to '1', enable the PDWU function.

OME: When set to '1', enable the 768 bytes expanded RAM.

ALEI: When set to '1', it will stop ALE clock output for EMI reduce.

#### IE (\$A8H)

	(#1011)							
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	EA		ET2	ES0	ET1	EX1	ET0	EX0
<b>T</b> 4	XX 71							

EA: When set to '1', enable interrupt global.

ET2: When set to '1', enable Timer2 interrupt.

- ES0: When set to '1', enable UART interrupt.
- ET1: When set to '1', enable Timer1 interrupt.
- EX1: When set to '1', enable external interrupt 1.

ET0: When set to '1', enable Timer0 interrupt.

EX0: When set to '1', enable external interrupt 0.

#### **TCON (\$88H)**

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

TF1: Timer 1 overflow flag.

TR1: Timer 1 run control bit.

TF0: Timer 0 overflow flag.

TR0: Timer 0 run control bit.

IE1: External Interrupt 1 edge flag.

IT1: Interrupt 1 type control bit.

IE0: External Interrupt 0 edge flag. IT0: Interrupt 0 type control bit.



#### SM89S16R1

#### 8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded
IP (\$B8H)

(* - )							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		PT2	PS0	PT1	PX1	PT0	PX0

PT2: Timer2 interrupt priority.

PS0: UART interrupts priority.

PT1: Timer1 interrupt priority.

PX1: external interrupt 1 priority.

PT0: Timer0 interrupt priority.

PX0: external interrupt 0 priority.

# The Priority structure and vector locations of interrupts:

Source	Flag	Priority level	Vector Address
External interrupt 0	IE0	1(highest)	03H
Timer 0 overflow	TF0	2	0BH
External interrupt 1	IE1	3	13H
Timer 1 overflow	TF1	4	1BH
UART 0 interrupt	RI+TI	5	23H
Timer 2 overflow	TF2+EXF2	6	2BH
RTC interrupt	RTCIF	1.73	43H
ADC interrupt	ADCIF	8 - 8	4BH
		COL	

#### **T2MOD (\$C9H)**

	//						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
						T2OE	DCEN

T2CR: Timer 2 Capture Reset. In the Timer2 Capture Mode this bit enables/disables hardware automatically reset Timer2 while the value in TL2 and TH2 have been transferred into the capture register.

T2OE: Timer2 clock Output Enable bit. If set to 1, the Timer2 clock will output to P1.0.

DCEN: Down Count Enable. When set this bit then allows Timer2 to be configured as an up/down counter.

#### **Application Reference**

Valid for SM89S16R1					
X'tal	3MHz	6MHz	9MHz	12MHz	
C1	30 pF	30 pF	30 pF	22 pF	
C2	30 pF	30 pF	30 pF	22 pF	
R	open	open	open	open	
X'tal	16MHz	25MHz	33MHz	40MHz	
C1	30 pF	15 pF	5 pF	2 pF	
C2	30 pF	15 pF	5 pF	2 pF	
R	open	open	6.8K	4.7K	



Note:

Oscillation circuit may differs with different crystal or ceramic resonator in higher oscillation frequency which was due to each crystal or ceramic resonator has its own characteristics.

User should check with the crystal or ceramic resonator manufacturer for appropriate value of external components.



# **SM89S16R1**

8-Bits Micro-controller With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# PDIP 40L (600mil) Package Information :





Note:

- 1. Refer to JEDEC STD.MS-011(AC).
- 2. Dimension D and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. D and E1 are maximum plastic body size dimension include mold mismatch.
- Dimension b3 does not include dambar 3. protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b3 dimension by more than 0.2mm.

Symbol	Dimension in mm			Dimension in MIL		
o y moor	Min	Nom	Max	Min	Nom	Max
A1	0.254	_	_	10	_	—
A2	3.683	3.810	3.937	145	150	155
b	0.356	0.500	0.660	14	20	26
b1	0.356	0.457	0.508	14	18	22
b2	1.016	1.270	1.524	40	50	60
b3	1.016	1.321	1.626	40	52	64
С	0.203	0.254	0.432	8	10	17
c1	0.203	0.254	0.356	8	10	14
D	52.07	52.2	52.32	2050	2055	2060
E	14.99	15.24	15.49	590	600	610
E1	13.69	13.87	13.94	539	546	549
е	_	2.540		_	100	—
eB	15.75	16.26	16.76	620	640	660
L	2.921	3.302	3.683	115	130	145
S	1.727	1.981	2.235	68	78	88
Q1	1.651	1.778	1.905	65	70	75
θ	0°	_	10°	0°	_	10°



#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# PLCC 44L Package Information :



₽₽₽₽ ₽₽₽₽		
	<b>)</b>	

UNIT	INCH(REF)	MM(BASE)		
SYMBOL				
Α	0.180(MAX)	4.572(MAX)		
A1	0.024 ±0.005	0.52 ±0.14		
A2	0.105 ±0.005	2.667 ±0.127		
В	0.018 + 0.004 - 0.002	0.457 + 0.102 - 0.051		
B1	0.028 + 0.004 - 0.002	0.711 + 0.102 - 0.051		
С	0.010(TYP)	0.254(TYP)		
D	0.690 ±0.010	17.526 ±0.254		
D1	0.653 ±0.003	16.586 ±0.076		
D2	0.610 ±0.020	15.494 ±0.508		
E	0.690 ±0.010	17.526 ±0.254		
E1	0.653 ±0.003	16.586 ±0.076		
<b>E2</b> 0.610 ±0.010		15.494 ±0.254		
е	0.050(TYP)	1.270(TYP)		
У	0.003(MAX)	0.076(MAX)		
θ	0~5°	0~5°		



#### SM89S16R1

8-Bits Micro-controller

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

# QFP 44L(10x10x2.0mm) Package Information :









#### "A" VIEW(2.5:1)

Symbol	Dimension in mm			Dimension in MIL		
Cymbol	Min	Nom	Max	Min	Nom	Max
Α	_	—	2.45	_	_	964
A1	0.05	0.15	0.25	2.1	6.0	9.6
A2	1.90	2.00	2.10	74.8	78.7	82.7
b	0.29	0.32	0.45	11.4	12.6	17.7
b1	0.29	0.30	0.41	11.4	11.8	16.1
С	0.11	0.17	0.23	4.3	6.7	9.1
c1	0.11	0.15	0.19	4.3	5.9	7.5
E	13.00	13.20	13.40	512	520	528
E1	9.90	10.00	10.10	390	394	398
[e]	_	0.800	—	_	31.5	—
L	0.73	0.88	1.03	28.7	34.6	40.6
L1	1.50	1.60	1.70	59.1	63.0	66.9
У	—	—	0.076	_	_	3
θ	0°	_	7°	0°	_	7°

#### Note:

- 1. Refer to JEDC STD.MS-022(AB).
- Dimension E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.E1 are maximum plastic body size dimension include mold mismatch.
- Dimension b does not include dambar protrusion .Allowable dambar protrusion shall not cause the lead width to exceed the maximum b3 dimension by more than 0.1 mm.



# SyncMOS Technologies International, Inc. SM89S16R 8-Bits Micro-controller

#### SM89S16R1

With 64KB Flash ROM & 1KB RAM & RTC & ADC & PWM & PDWU embedded

e MCU writer list						
Company	Contact info	Programmer Model Number				
Advantech 7F, No.98, Ming-Chung Rd., Shin-Tien City, Taipei, Taiwan, ROC Web site: http://www.aec.com.tw	Tel:02-22182325 Fax:02-22182435 E-mail: aecwebmaster@advantech.com.tw	Lab Tool - 48XP (1 * 1) Lab Tool - 848 (1*8)				
<u><i>Hi-Lo</i></u> 4F, No. 20, 22, LN, 76, Rui Guang Rd., Nei Hu, Taipei, Taiwan, ROC. Web site: http://www.hilosystems.com.tw	Tel:02-87923301 Fax:02-87923285 E-mail: support@hilosystems.com.tw	All - 11 (1*1) Gang - 08 (1*8)				
<u>Leap</u> 6th F1-4, Lane 609, Chunghsin Rd., Sec. 5, Sanchung, Taipei Hsien, Taiwan, ROC Web site: http://www.leap.com.tw	Tel:02-29991860 Fax:02-29990015 E-mail: service@leap.com.tw	Leap-48 (1*1) SU - 2000 (1*8)				
Xeltek Electronic Co., Ltd 338 Hongwu Road, Nanjing, China 210002 Web site: http://www.xeltek-cn.com	Tel:+86-25-84408399, 84543153-206 E-mail: xelclw@jlonline.com, xelgbw@jlonline.com	Superpro/2000 (1*1) Superpro/280U (1*1) Superpro/L+(1*1)				