'90A, 'LS90 . . . Decade Counters

'92A, 'LS92 . . . Divide By-Twelve Counters

'93A, 'LS93 . . . 4-Bit Binary Counters

TYPE	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'92A, '93A	130 mW
LS90, LS92, LS93	45 mW

#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a threestage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.

All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the  $Q_A$ output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the  $Q_D$ output to the CKA input and applying the input count to the CKB input which gives a divide-byten square wave at output  $Q_A$ . SN5490A, SN54LS90...J OR W PACKAGE SN7490A...N PACKAGE SN74LS90...D OR N PACKAGE (TOP VIEW) CKB 1 1 140 CKA

скв ц			μ	ÇKA
R0(1)	2	13		NC
R0(2)	3	12	Þ	QA
	4	11	Þ	QD
Vcc 🗆	5	10		GND
R9(1)	6	9	Þ	QB
R9(2)	7	8	þ	QC

SN5492A, SN54LS92...J OR W PACKAGE SN7492A...N PACKAGE SN74LS92...D OR N PACKAGE

(TOP VIEW)

e_	скв 🗆		14	ска
AB	NC	2	13	
34	NC C	3	12þ	QA
G	NC	4	nþ	QB
n.	Vcc 🗆	5	10	GND
	VCC [ R0(1) [	6	9	QC
	R0(2)		8	QD


SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493 . . . N PACKAGE SN74LS93 . . . D OR N PACKAGE (TOP VIEW)

СКВ	d	1	$\bigcup 14$		СКА
RO(1)		2	13	Þ	NC
R0(2)	D	3	12		QA
NC	C	4	11	<b>_</b>	QD
Vcc	D	5	10	Þ	GND
NC		6	9	Þ	QB
NC	C	7	8	þ	QC

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.






## SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS

SDLS940A – MA	RCH 1974 –	- REVISED	MARCH	1988

'90A, 'LS90 BI-QUINARY (5-2) (See Note B)					
Ουτρυτ					
COUNT	QA	QD	ac	QB	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	L	L	
5	н	L	L	L	
6	н	L	L	н	
7	н	L	н	L	
8	н	L	н	н	
9	н	н	L	L	

L	L	L	н	
L	L	н	L	
L	Ł	L H H	н	
L	н	L	L	
L	н	L	н	
L	н	н	L	
L	н	н	Н	
н	H H H L	L	L	
н	Ł	Ł	н	



'90A, 'LS90 **BCD COUNT SEQUENCE** (See Note A)

L

COUNT

0

1

OUTPUT

QD QC QB QA L L L

(	See N	lote (	C)		
OUNT		OUT	Έυτ		
	QD	QC	QB	QA	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	1
3	L	L	Н	H	
4	L	н	L	L	
5	L	Н	L	~н (	
6	н	· L	L	L	
7	н	-L-	L	H	

Н L

L

н

L

н

'90A, 'LS90	
<b>RESET/COUNT FUNCTION T</b>	TABLE

	THEOLI	/000111	10110		1710		
4.10	RESET	INPUTS	5	OUTPUT			
R <sub>0(1)</sub>	R0(2)	R9(1)	R9(2)	٥ <sub>D</sub>	QC	QB	QA
н	H	L	×	L	L	L	L
н	н	x	L	L	L	L	L
×	×	н	н	н	L	L	н
×	L	×	L		со	UNT	
L	×	L	x		со	UNT	
L	x	×	L		со	UNT	
x	L	L	x		со	UNT	_
	R <sub>0(1)</sub> H X X L L	RESET   Ro(1) Ro(2)   H H   H H   X L   L X   L X	RESET INPUTS   Ro(1) Ro(2) Rg(1)   H H L   H H X   X X H   X L X   L X L   L X X	RESET INPUTS   R0(1) R0(2) R9(1) R9(2)   H H L X   H H X L   X X H H   X L X L   L X L X   L X L X	RESET INPUTS R   R0(1) R0(2) R9(1) R9(2) QD   H H L X L   H H X L L   X X H H H   X L X L L   X L X L L   L X L X L   L X L X L	RESET INPUTS OUT   R0(1) R0(2) R9(1) R9(2) QD QC   H H L X L L   H H X L L L   X X H H L CO   X L X L CO   L X L X CO   L X L X CO   L X L X CO   L X X L CO   L X X L CO	RO(1) RO(2) RO(1) RO(2) QD QC QB   H H L X L L L   H H X L L L L   H H X L L L L   X X H H H L L   X L X L COUNT   L X L X COUNT   L X L X COUNT   L X X L COUNT

#### '93A, 'LS93 COUNT SEQUENCE

(See Note C)					
COUNT		ουτ	PUT		
COONT	QD	ac	٥ <sub>B</sub>	QA	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	н	L	
3	L	L	н	н	
4	L	н	L	L	
5	L	н	L	н	
6	L	н	н	L	
7	L	н	н	н	
8	н	L	L	L	
9	н	L	L	н	
10	н	L	н	L	
11	н	L	н	н	
12	н	н	L	L	
13	н	н	L	н	
14	н	н	н	L	
15	н	н	н	н	

'92A, 'LS92, '93A, 'LS93 **RESET/COUNT FUNCTION TABLE** 

L н

Н

8

9

10

11

H

H

н

н н L


nese	1/00011	FOIT		170	- 1-
RESET	RESET INPUTS OUTPUT				
R <sub>0(1)</sub>	R <sub>0(2)</sub>	QD	ac	QB	QA
н	н	L	L	L	L
L	х	COUNT			
×	L		cou	JNT	

NOTES: A. Output  $\Omega_A$  is connected to input CKB for BCD count. B. Output  $\mathbf{Q}_{D}$  is connected to input CKA for bi-quinary count.

- C. Output  $Q_A$  is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant




#### logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in [] are for the 54L93.

#### schematics of inputs and outputs






## SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93 SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93 DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS

SDLS940A - MARCH 1974 - REVISED MARCH 1988

#### schematics of inputs and outputs (continued)



- τ LS93) - τ L



absolute maximum ratings ov	er operating free-ai	r temperature range	(unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5490A, SN5492A, SN5493A .	
SN7490A, SN7492A, SN7493A	0°C to 70°C
Storage temperature range	$-65^{\circ}$ C to $150^{\circ}$ C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R<sub>0</sub> inputs, and for the '90A circuit, it also applies between the two R<sub>9</sub> inputs.

#### recommended operating conditions

			SN5490A, SN5492A SN5493A			SN7490A, SN7492A SN7493A		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, <sup>1</sup> OH				-800			-800	μA
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, f <sub>count</sub> (see Figure 1)	B input	0	1. 1	16	0		16	
	A input	15	-	0	15			
Pulse width, tw	B input	30	C		30			ns
	Reset input	s 15	V.		15			
Reset inactive-state setup time, t <sub>su</sub>		25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						'90A			'92A			'93A	_	UNIT
	PARAMETE	R <sup>¶</sup>	TEST CONDITI	ONST	MIN	TYP	MAX	MIN	түр‡	МАХ	MIN	<b>ΤΥΡ</b> ‡	MAX	UNIT
VIH	High-level inpu	it voltage			2			2			2			V
VIL	Low-level inpu						0.8			0.8			0.8	V
VIK	Input clamp vo		$V_{CC} = MIN, I_I = -1$	12 mA			-1.5			-1.5			-1.5	V
	High-level outp	out voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> =		2.4	3.4		2.4	3.4		2.4	3.4		v
VOL	Low-level outp	out voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> =			0.2	0.4		0.2	0.4		0.2	0.4	V
1	Input current input maximum input		V <sub>CC</sub> = MAX, V <sub>1</sub> = 5	5.5 V			1			1			1	mA
		Any reset					40			40			40	4
Чн	High-level	СКА	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2	2.4 V			80			80			80	μA
	input current	СКВ					120			120			80	↓
		Any reset			T		-1.6			1.6			-1.6	1
կլ	Low-level	СКА	$V_{CC} = MAX, V_I = 0$	).4 V			-3.2			-3.2			-3.2	MA
	input current	СКВ					-4.8			-4.8			-3.2	
	Short-circuit	·		SN54'	-20		-57	-20		-57	-20		-57	- mA
los	output curren	tŠ	VCC = MAX SN74'		-18		-57	-18		-57	-18		-57	
ICC	Supply curren		V <sub>CC</sub> = MAX, See N	ote 3		29	42		26	39		26	39	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

SNot more than one output should be shorted at a time.

 ${}^{(1)}Q_A$  outputs are tested at  $I_{OL}$  = 16 mA plus the limit value for  $I_{IL}$  for the CKB input. This permits driving the CKB input while maintaining full fan out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>0</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



switching characteristics,  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ 

	FROM	то			'90A			'92A			'93A		UNIT
PARAMETER <sup>†</sup>	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNI
	СКА	QA		32	42		32	42		32	42		мн
f <sub>max</sub>	СКВ	QB	1	16			16			16			
tPLH	СКА	0	]		10	16		10	16		10	16	ns
tPHL		QA			12	18		12	18		12	18	
tPLH	GKA	0-	1		32	48		32	48	1	46	70	ns
<sup>t</sup> PHL	- СКА	۵ <sub>D</sub>			34	50		34	50		46	70	
tPLH	СКВ	0-	CL = 15 pF,		10	16		10	16		10	16	ns
tPHL.		QB	RL = 400 Ω,		14	21		14	21		14	21	
tPLH		0	See Figure 1		21	32		10	16		21	32	ns
tPHL	- скв	QC			23	35	[	14	21	L	23	35	
tPLH	0110				21	32		21	32		34	51	ns
tPHL	СКВ	QD			23	35		23	35		34	51	
tPHL	Set-to-0	Any			26	40		26	40		26	40	ns
tPLH		Q <sub>A</sub> , Q <sub>D</sub>	1		20	30							- ns
TPHL	Set-to-9	OB, OC			26	40				1			

<sup>†</sup>f<sub>max</sub> = maximum count frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

40 To the second second



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .			 7V
Input voltage: R inputs			 7V
A and B inputs			 5.5 V
Operating free-air temperature range:	SN54LS' Circuits	s	 –55°C to 125°C
	SN74LS' Circuits	s	 0°C to 70°C
Storage temperature range			 –65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN54LS90 SN54LS92 SN54LS93			SN74LS90 SN74LS92 SN74LS93			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μA
Low-level output current, IOL				4			8	mA
Court froquency ( loss Figure 1)	A input	0	-	32	0		32	MHz
Count frequency, f <sub>count</sub> (see Figure 1)	B input	0	3	16	0		16	MHZ
	A input	15		-	15			
Pulse width, tw	B input	30	-	0	30			ns
	Reset inputs	30			30			1
Reset inactive-state setup time, t <sub>su</sub>	132	25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TE	ST CONDITIONS	st		N54LS9 N54LS9			N74LS9		UNIT
						MIN	түр‡	MAX	MIN	TYP‡	MAX	
۷ін	High-level inpu	t voltage				2			2			V
VIL	Low-level input	t voltage						0.7			0.8	V
VIК	Input clamp vo	ltage	$V_{CC} = MIN,$	lı = -18 mA				1.5			-1.5	V
vон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, VIL = VILmax,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	A Contraction of the second se	2.5	3.4		2.7	3.4		v
N.	Law lavel aver		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max,		10L = 8 mA 1					0.35	0.5	v
	Input current	Any reset	V <sub>CC</sub> = MAX,	V1 = 7 V				0.1			0.1	
4	at maximum	СКА		N 5 5 M				0.2			0.2	mA
	input voltage	СКВ	$V_{CC} = MAX,$	V <sub>I</sub> = 5.5 V				0.4			0.4	
	High-level	Any reset						20			20	
Чн	0	СКА	V <sub>CC</sub> = MAX,	Vi = 2.7 V				40			40	μA
	input current	СКВ	1					80			80	
	Low-level	Any reset						-0.4			-0.4	
ΗL		СКА	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-2.4			-2.4	mA
	input current	СКВ						-3.2			3.2	
los	Short-circuit ou	tput current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mΑ
1	Supply ourrest		Vee - MAX	Sec Nato 2	'LS90		9	15		9	15	~
lcc	Supply current		V <sub>CC</sub> = MAX,	See Note 3	'LS92		9	15		9	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

 ${}^{\S}$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

a outputs are tested at specified IOL plus the limit value of IL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I<sub>CC</sub> is measured with all outputs open, both R<sub>O</sub> inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				+	SN54LS93			S	UNIT			
	PARAMET	ER	TES	ST CONDITIONS	5'	MIN	түр‡	MAX	MIN	TYP‡	MAX	UNIT
∨ін	High-level input	t voltage				2			2			V
	Low-level input							0.7			0.8	V
	Input clamp vo	Itage	V <sub>CC</sub> = MIN,	1 <sub>1</sub> = -18 mA				-1.5			-1.5	V
Vон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, <sup>I</sup> OH =400 μA		2.5	3.4		2.7	3.4		v
			V <sub>CC</sub> = MIN,	VIH = 2 V,	1 <sub>OL</sub> = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level outp	ut voltage	VIL = VIL max		IOL = 8 mA¶					0.35	0.5	
	Input current	Any reset	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
•	at maximum input voltage	CKA or CKB	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				0.2			0.2	
	High-level	Any reset		<u> </u>				20			20	μΑ
чн	input current	CKA or CKB	V <sub>CC</sub> = MAX,	V1 = 2.7 V				40			80	<u> </u>
		Any reset						-0.4			-0.4	
11	Low-level	СКА	V <sub>CC</sub> = MAX,	VI = 0.4 V				-2.4			-2.4	mA
	input current	СКВ						-1.6			-1.6	<u> </u>
los	Short-circuit ou	utput current §	V <sub>CC</sub> = MAX			-20	5	100	-20		-100	mA
ICC	Supply current		V <sub>CC</sub> = MAX,	See Note 3	4,	190	9	15		9	15	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

<sup>¶</sup> Ω<sub>A</sub> outputs are tested at specified I<sub>OL</sub> plus the limit value for I<sub>IL</sub> for the CKB mput. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: ICC is measured with all outputs open, both Ro inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$


	FROM	то			'LS90			'LS92			'LS93		UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TYP MAX		MIN	TYP	MAX	MIN	TYP	MAX		
	СКА	QA		32	42		32	42		32	42		MHz
f <sub>max</sub>	СКВ	QB		16			16			16			
<sup>t</sup> PLH	СКА	0.			10	16		10	16		10	16	ns
<sup>t</sup> PHL	CKA	QA			12	18		12	18		12	18	
<sup>t</sup> PLH	СКА	0-			32	48		32	48		46	70	ns
<sup>t</sup> PHL		۵D			34	50		34	50		46	70	
<sup>t</sup> PLH	CK D	0-	CL = 15 pF,		10	16		10	16		10	16	ns
<b>tPHL</b>	СКВ	Ω <sub>B</sub>	RL = 2 kΩ		14	21		14	21		14	21	
1PLH	OKD	0	See Figure 1		21	32		10	16		21	32	ns
1PHL	СКВ	α <sub>C</sub>			23	35		14	21		23	35	
<sup>t</sup> PLH	01/10	0			21	32		21	32		34	51	ns
<sup>t</sup> PHL	СКВ	٥D			23	35		23	35		34	51	
tPHL	Set-to-0	Any	]		26	40		26	40		26	40	ns
<sup>t</sup> PLH	Sauta O	0 <sub>A</sub> , 0 <sub>D</sub>	]		20	30							ns
<sup>t</sup> PHL	Set-to-9	0 <sub>B</sub> , 0 <sub>C</sub>			26	40							

#fmax = maximum count frequency


tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output





#### PARAMETER MEASUREMENT INFORMATION



#### LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A,  $t_r \le 5$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms; for 'LS90, 'LS92, 'LS93,  $t_r \le 15$  ns,  $t_f \le 5$  ns, PRR = 1 MHz, duty cycle = 50%,  $Z_{out} \approx 50$  ohms.
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. Each reset input is tested separately with the other reset at 4.5 V

3-2

- E. Reference waveforms are shown with dashed lines
- F. For '90A, '92A, and '93A;  $V_{ref}$  = 1.5 V. For 'LS90, 'LS92, and 'LS93;  $V_{ref}$  = 1.3 V.

FIGURE 1B



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated



# PACKAGE OPTION ADDENDUM

9-Oct-2007

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
7603201CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
7603201DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
7700101CA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
7700101DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/31501BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/31501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/31502BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/31502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN5490AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN5492AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN7490AN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN7492AN	OBSOLETE	PDIP	Ν	14	-05	TBD	Call TI	Call TI
SN7493AN	OBSOLETE	PDIP	Ν	14	3.13	TBD	Call TI	Call TI
SN74LS90D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS90N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS90NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS92D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS92N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS92NE4	ACTIVE	PDIP	Ν	14	25	Pb-Free	CU NIPDAU	N / A for Pkg Type

# PACKAGE OPTION ADDENDUM



9-Oct-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
						(RoHS)		
SN74LS92NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS92NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS93N3	OBSOLETE	PDIP	N	14	00	TBD	Call TI	Call TI
SN74LS93NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS93NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS93NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS93NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SNJ5490AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ5490AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ5492AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ5492AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS90J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS90W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS93J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS93W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined. **Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered



# PACKAGE OPTION ADDENDUM

9-Oct-2007

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







# **PACKAGE MATERIALS INFORMATION**

4-Oct-2007

### TAPE AND REEL BOX INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS90DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LS92DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LS92NSR	NS	14	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1
SN74LS93DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LS93NSR	NS	14	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1



# PACKAGE MATERIALS INFORMATION

4-Oct-2007



Device	Package	Pins Site		Length (mm)	Width (mm)	Height (mm)	
SN74LS90DR	D	14	SITE 41	346.0	346.0	33.0	
SN74LS92DR	D	14	SITE 41	346.0	346.0	33.0	
SN74LS92NSR	NS	14	SITE 41	346.0	346.0	33.0	
SN74LS93DR	D	14	SITE 41	346.0	346.0	33.0	
SN74LS93NSR	NS	14	SITE 41	346.0	346.0	33.0	

### J (R-GDIP-T\*\*) 14 LEADS SHOWN

## CERAMIC DUAL IN-LINE PACKAGE


PINS \*\* 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB





PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- $\triangle$  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)


## PLASTIC SMALL-OUTLINE PACKAGE



All linear dimensions are in inches (millimeters). NOTES: Α.

- B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated