SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

		TYPICAL	
	AVERAGE	MAXIMUM	TYPICAL
TYPE	PROPAGATION	CLOCK	POWER
	DELAY	FREQUENCY	DISSIPATION
'190,'191	20 ns	25MHz	325mW
'LS190,'LS191	20 ns	25MHz	100mW


description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

SN54190, SN54191, SN54LS190, SN54LS191 . . . J PACKAGE SN74190, SN74191 . . . N PACKAGE SN74LS190, SN74LS191 . . . D OR N PACKAGE (TOP VIEW)



SN54LS190, SN54LS191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.


Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Series 54' and 54LS' are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74' and 74LS' are characterized for operation from 0°C to 70°C.



logic symbols†






[†] These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988





SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988



SN54190, SN54LS190, SN74190, SN74LS190 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

'190, 'LS190 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.



SN54191, SN54LS191, SN74191, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

'191, 'LS191 BINARY COUNTERS

pical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL SDLS072 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Sı	ipply voltage, V _{CC} (see Note 1)
In	put voltage: SN54', SN74' Circuits
	SN54LS', SN74LS' Circuits
0	perating free-air temperature range: SN54', SN54LS' Circuits
	SN74', SN74LS' Circuits
St	orage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54	SN54190, SN54191 SN74190,		190, SN	74191	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX 5.25 0.8 16 20	ONT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output	current			0.8			- 0.8	mA
loL	Low-level output current				16			16	mA
fclock	Input clock frequency				20	0		20	MHz
tw(clock)	Width of clock inp	out pulse	25	4		25			ns
tw(load)	Width of load inpu	ut pulse	35	J. /14		35			ns
	Cotup time	Data, high or low (See Figure 1 and 2)	20			20			ns
t _{su}	Setup time	Load inactive state	20	(0)		20			113
thold	Data hold time	4 %	0	1		0			ns
TA	Operating free-air	temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54190, SN54191			SN74	UNIT		
	FARAIWETER	TEST CO	INDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
V_{1H}	High-level input voltage	VCC = MIN		2			2			٧.
٧١L	Low-level input voltage	V _{CC} = MIN				0.8			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -12 mA			-1.5			-1.5	V
Vон	High-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OH} = -0.8 mA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
l ₁	High-level input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
ΊΗ	High-level input current at any input except enable	V				40			40	μА
ΉΗ	High-level input current at enable input	V _{CC} = MAX,	V = 2.4 V			120			120	μΑ
IIL	Low-level input current at any input except enable	VMAY	V 0 4 V			-1.6			-1.6	mA
IIL.	Low-level input current at enable input					-4.8			-4.8	mA
los	Short-circuit output current §	V _{CC} = MAX		-20		-65	-18		-65	mA
1 _{CC}	Supply current	V _{CC} = MAX,	See Note 2		65	99		65	105	mA

 $^{^\}dagger$ For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with all inputs grounded and all outputs open.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]S$ Not more than one output should be shorted at a time.

SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


DADAMETER!	FROM	ТО		•	190, '1	91	
PARAMETER†	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				20	25		MHz
[†] PLH	Load	0. 0- 0- 0-	1		22	33	ns
[†] PHL	Load	Q_A, Q_B, Q_C, Q_D			33	50	113
^t PLH	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D	1		14	22	
t _{PHL}	Data A, B, C, D	α <u>A</u> , α <u>B</u> , α <u>C</u> , α <u>D</u>			35	50	ns
^t PLH	CLK	500	$C_{L} = 15 pF, R_{L} = 400 \Omega,$	13	13	20	
^t PHL	J OLIK	CLK \overline{RCO} $C_L = 15 pF, R_L = 400 \Omega,$ See Figures 1 and 3 thru 7			16	24	ns
tPLH	CIK		16	24			
tPHL	CLN				24	36	ns
^t PLH	CLK	Max/Min			28	42	
[†] PHL	CLK	IVIAX/IVIIII			37	52	ns
^t PLH	D/Ū				30	45	
[†] PHL	D/U RCO		30	45	ns		
^t PLH	D/Ū	Max/Min			21	33	
^t PHL] 5/0	Iviax/iviin			22	33	ns


 $^{^{\}dagger}f_{\text{max}} = \text{maximum clock frequency}$

tpLH ≡ propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

schematics of inputs and outputs





SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

recommended operating conditions

		1	N54LS1		SN74LS190 SN74LS191 MIN NOM MAX			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	}
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			- 0.4			- 0.4	mA
lOL	Low-level output current			4			8	mA
fclock	Clock frequency	. 0		20	0		20	MHz
tw(clock)	Width of clock input pulse	25			25			ns
tw(load)	Width of load input pulse	35			35			ns
t _{su}	Data setup time (See Figures 1 and 2)	20			20			ns
t _{su}	Load inactive state setup time	30			30			ns
^t h	Data hold time	5			5			ns
th	Enable hold time	0			0			ns
^t enable	Count enable time (see Note 3)	40			40			ns
TA	Operating free-air temperature	– 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†		SN54LS190 SN54LS191			SN74LS190 SN74LS191			LINIT	
			123	CONDITIONS	为海	_	TYP‡		MIN	TYP‡		UNIT
VIH	High-level input voltag	e		13		2			2			V
VIL	Low-level input voltag	е			6			0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{mA}$				-1.5			-1.5	٧
V _{OH}	High-level output volta	age	V _{CC} = MIN, V _{IL} = V _{IL} max,			2.5	3.4		2.7	3.4		٧
VOL	Low-level output volta	age	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25 0.35	0.4	l V
ij	High-level input current at maximum	Enable	V _{CC} = MAX,	V ₁ = 7 V				0.3			0.3	mA
	input voltage	Others		•				0.1			0.1	
	High-level	Enable	.,					60			60	
ин	input current	Others	V _{CC} = MAX,	$V_1 = 2.7 V$				20			20	μΑ
1	Low-level	Enable	V	V _I = 0.4 V				-1.2			-1.2	
14L	input current	Others	V _{CC} = MAX,	V - 0.4 V				-0.4			-0.4	mA
los	Short-circuit output c	urrent§	V _{CC} = MAX,			-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX,	See Note 2			20	35		20	35	mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.

NOTES: 2. ICC is measured with all inputs grounded and all outputs open.

3. Minimum count enable time is the interval immediately preceeding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


switching characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER †	FROM	то	7507.00117.0015	'LS			
PARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	דומט
f _{max}				20	25		MHz
tPLH	Load	$\Omega_A, \Omega_B, \Omega_C, \Omega_D$	-		22	33	
tPHL	Load	AA, GB, GC, GD			33	50	ns
^t PLH	Data A, B, C, D Q _A , Q _B , Q _C , Q _D		20	32			
^t PHL	Data A, B, C, B	α <u>A</u> , α <u>B</u> , α <u>C</u> , α <u>D</u>			27	40	ns
^t PLH	CLK	RCO	$C_L = 15 pF, R_L = 2 k\Omega,$		13	20	
^t PHL	CLK	RCO	See Figures 1 and 3 thru 7		16	24	ns
^t PLH	CLK	Q_A, Q_B, Q_C, Q_D	See Figures 1 and 3 thru /	See Figures Faile S tirre 7	16	24	
tPHL	CER	dA, dB, dC, dD			24	36	ns
^t PLH	CLK	Max/Min			28	42	
^t PHL	CLK Max/Min			37	52	ns	
^t PLH	D/II				30	45	
^t PHL	D/Ū	RCO			30	45	ns
^t PLH		Max/Min			21	33	
[†] PHL	D/Ū	IVIAX/IVIII)	- %-		22	33	ns
^t PLH		RCO	4, 35, 70		21	33	
^t PHL	CTEN	nco	2 32 0		22	33	ns
	equency time, low-to-high-leve time, high-to-low-leve	el output el output	& com.cn				

 $^{^{\}dagger} f_{\text{max}} = \text{maximum clock frequency}$

tpLH ≡ propagation delay time, low-to-high-level output tpHL ≡ propagation delay time, high-to-low-level output

schematics of inputs and outputs





PARAMETER MEASUREMENT INFORMATION






FIGURE 1-LOAD CIRCUIT
FOR SWITCHING TIME MEASUREMENT



FIGUTE 2-DATA SETUP TIME VOLTAGE WAVEFORMS



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES

NOTES: A. C_L includes probe and jig capacitance.


- B. All diodes are 1N3064 or equivalent.
- C. The input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $\leq 50\%$, PRR ≤ 1 MHz.
- D. V_{ref} = 1.5 V for '190 and '191; 1.3 V for 'LS190 and 'LS191.



SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988





NOTE E: Conditions on other inputs are irrelevant.

FIGURE 4-LOAD TO OUTPUT AND DATA TO OUTPUT



NOTE F: All data inputs are low.

FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN




SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


PARAMETER MEASUREMENT INFORMATION (continued)

switching characteristics (continued)



- NOTES: G. To test Q_A, Q_B, and Q_C outputs of '190 and 'LS190: Data inputs A, B, and C are shown by the solid line. Data input D is shown by the dashed line.
 - H. To test Q_D output of '190 and 'LS190: Data inputs A and D are shown by the solid line. Data inputs B and C are held at the low logic level.
 - I. To test Q_A , Q_B , Q_C , and Q_D outputs of '191 and 'LS191. All four data inputs are shown by the solid line.

FIGURE 6-CLOCK TO OUTPUT



NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7-CLOCK TO MAX/MIN



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

