

STA8058

Teseo™

high performance GPS multi chip module (MCM)

Data Brief

Features

- GPS Multi Chip Module:
 - STA2058 Teseo Baseband
 - STA5620 RF Front-end
- Complete Embedded Memory System:
 - Flash 256K+16K bytes
 - RAM 64K bytes.
- 66-MHz ARM7TDMI 32 bit processor
- High performance GPS engine (HPGPS)
- SBAS (WAAS and EGNOS) supported
- Sensitivity (-146dBm acquisition, -159dBm tracking)
- Time to first fix (1s reacquisition, 2.5s hot start, 34s warm start, 39s cold start)
- Accuracy (2m autonomous)
- Extensive GPS receiver interfaces: 32 GPIOs,
 4 UARTs, 2 SPIs, 2 I2Cs, 1CANs 2.0,
 1 USB 1.1, 1 HDLC and 4 channels ADC
- Compatible with L1 Signal (C/A code)
- ST Proprietary Technology
 - CMOS Flash Embebbed technology for STA2058
 - BiCMOS Sige technology for STA5620
- LFBGA104 lead-free package
- -40°C to 85°C operating temperature range

Evaluation kits

- STA8058 module reference designs (17x19mm and 25x25mm)
- Evaluation board hosting STA8058 module



Description

STA8058 Teseo MCM is a fully embedded GPS engine integrating STA2058 Teseo baseband. and STA5620 RF front-end. The embedded flash memory enables the equipment manufacturer to load the entire GPS software (including tracking, acquisition, navigation and data output) after customising its interfaces to his needs.

A standard GPS library is available from ST. By combining the ARM7TDMI microcontroller core with on-chip FLASH/RAM, 16-channel GPS correlator DSP, RF Front-end and an extensive range of interfaces on single package solution, the STA8058 provides a highly-flexible and cost-effective solution for GPS applications.

Table 1. Device summary

Order code	Package	Packing		
STA8058	LFBGA104 (7x11x1.4mm)	Tray		

Contents STA8058

Contents

1	Feat	ures summary	3	}
2	Pin o	description	5	;
	2.1	Logic symbol	5	,
	2.2	System block diagram	6	ì
	2.3	LFBGA104 ball out)
	2.4	Power supply pins	9)
3	Elec	trical characteristics	11	
4	Pack	kage information	12	<u>•</u>
5	Revi	ision history	13	;
		ision history		



STA8058 Features summary

1 Features summary

 ARM7TDMI 16/32 bit RISC CPU based host microcontroller running at a frequency up to 66 MHz.

- Complete Embedded Memory System:
 - FLASH 256K bytes + 16K bytes (100K erasing/programming cycles)
 - RAM 64K bytes.
- 16 channel High performance GPS correlation DSP.
- ST Propietary Technology:
 - CMOS Flash Embedded Technology for Baseband
 - BiCMOS Sige for Radio Front-end
- SBAS (WAAS and EGNOS) supported.
- -40°C to 85°C operating temperature range.
- 104-pin LFBGA104 package.
- Power Supply:
 - 3.0V to 3.6V operating supply range for Input/Output periphery
 - 3.0V to 3.6V operating supply range for A/D Converter reference
 - 1.8V operating supply range for core supply provided by internal Voltage Regulator with external stabilization capacitor or by external supply voltage
 - 2.4V to 3V operating supply range for RF Front-end section
- Reset and Clock Control Unit able to provide low power modes (WAIT, SLOW, STOP, STANDBY) and to generate the internal clock from the external reference through integrated PLL.
- 32 programmable General Purpose I/O, each pin programmable independently as digital input or digital output; 30 are multiplexed with peripheral functions; 16 can generate an interrupt on input level/transition.
- Real time clock module with 32KHz low power oscillator and separate power supply to continue running during stand-by mode.
- 16-bit Watchdog Timer with 8 bits prescaler for system reliability and integrity.
- One CAN module compliant with the CAN specification V2.0 part B (active) and bit rate can be programmed up to 1 MBaud.
- Four 16-bit programmable Timers with 7 bit prescaler, up to two input capture/output compare, one pulse counter function, one PWM channel with selectable frequency each.
- 4 channels 12-bit sigma-delta Analog to Digital Converter, single channel or multi channel conversion modes, single-shot or continuous conversion modes, sample rate 1 KHz, conversion range 0-2.5V.
- Three Serial Communication Interfaces (UART) allow full duplex, asynchronous, communications with external devices, independently programmable TX and RX baud rates up to 625K baud.
- One UART adapted to suit Smart Card interface needs, for asynchronous SC as defined by ISO 7816-3. It includes SC clock generation.
- Two Serial Peripheral Interfaces (SPI) allow full duplex, synchronous communications with external devices, master or slave operation, max baud rate of 5.5Mb/s. One SPI may be used as Multimedia Card interface.

STA8058 Features summary

> Two I²C Interfaces provide multi-master and slave functions, support normal and fast I²C mode (400 KHz), 7/10 bit addressing modes. One I²C Interface is multiplexed with one SPI, so either 2 x SPI + 1 x I²C or 1 x SPI + 2 x I²C may be used at a time.

- Enhanced Interrupt Controller supports 32 interrupt vectors, independently maskable, with interrupt vector table for faster response and 16 priority levels, software programmable for each source. Up to 2 maskable interrupts may be mapped on FIQ.
- Wake-up unit allows exiting from powerdown modes by detection of an event on two external pins (one is active high and other is active low) or on internal Real Time Clock alarm.
- USB unit V1.1 compliant, software configurable endpoint setting, USB Suspend/Resume support
- High Level Data Link Controller (HDLC) unit supports full duplex operating mode, NRZ, NRZI, FM0 and MANCHESTER modes, and internal 8-bit Baud Rate Generator.
- RF Front-end Features:
 - LOW IF (4MHz) architecture
 - Compatible with GPS L1 signal
 - VGA Gain internally regulated
 - On chip programmable PLL




STA8058 Pin description

2 Pin description

2.1 Logic symbol

Figure 1. STA8058 Teseo MCM symbol



Pin description STA8058

2.2 System block diagram

Figure 2. STA8058 Teseo Baseband block diagram ARM7TD 1 DP ---MI 256K APB HPGPS 16-ch. Flash BRIDGE3 **4**−3 DP correlator + 64KRAM Emerald DSP 5 DP → APB (JTAG) BRIDGE1 VREG 3 DP -APB BRIDGE2 RCCU 5 DP → PLL INTERRUP I2C0 **→**2 AF CONTR. I2C1 4 AF ADC SPI0 TIMER0 SPI1 TIMER1 4 AF **←** UART0 TIMER2 TIMER3 4 AF ◀ UART1 RTC UART2 OSCILL Wakeup [USB] WATCH [CAN] Fully Prog. I/O PORTS

HDLC

STA8058 Pin description




Figure 3. STA5620 RF Front-end

Pin description STA8058




Figure 4. STA8058 Teseo MCM block diagram

STA8058 Pin description

2.3 LFBGA104 ball out

Table 2. Ball out for LFBGA104 package

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	VSS	AVSS	AVDD	V18BKP	RTCXTO	RTCXTI	V33RE G_BKP	GPSDA T	nJTRST	RF_EN	XTAL_O UT	XTAL_IN	VSSRF
В	P1.2/T3_ OCMPA/ AIN.2	VSS18	V18	VSSBKP	NSTDBY _IN	V33	VSSRE G	GPSCL K	GPS_CLK	CHIP_EN	V27PLL	V27PLL	V27PLL
С	P1.1/T3_ ICAPA/AI N.1	P1.0/T3_ OCMPB/ AIN.0	P1.4/T1 _ICAPA	P1.5/T1_ ICAPB	NRSTIN	PO.15/W AKEUP	СК	P0.5/S1 _MOSI	SPI_DI	XTAL_CLK	VSSRF	V27PLL	V27RF
D	V33IO_P LL	P1.3/T3_ ICAPB/AI N.3	P1.7/T1 _OCMP A	VSS	VSS	JTCK	JTDO	P0.6/S1 _SCLK	SPI_CLK	MODE	VSSRF	VSSRF	VSSRF_A
Е	VSSIO_P LL	P1.8/PP S	P1.9/PR N.11	P1.6/T1_ OCMPB	VSS18	P0.13/U2 _RX/T2. OCMPA	JTMS	JTDI	SPI_CS	IF_TEST	VSSRF	VSSRF	RF_IN
F	P1.11/ CANRX	USBDP	P1.10/U SBCLK	P0.3/SO _SSN/I1. SDA	V18	P0.14/U2 _TX/T2.I CAPA	V33	P0.4/S1 _MISO	SPI_DO	AGC_CNT R	VSSRF	VSSRF	VSSRF_A
G	P1.12/ CANTX	USBDN	P0.1/SO _MOSI/ U3.RX	P0.0/SO _MISO/U 3.TX	P0.7/S1_ SSN	P0.9/UO _TX/BO OT.0	P0.11/U 1_TX/B OOT.1	BOOTE N	SIGN	V27RF	V27RF	V27RF	VSSRF
н	vss	P1.13/H CLK/IO.S CL	P1.14/H RXD/IO. SDA	P1.15/HT XD	P0.2/SO _SCLK/I1 .SCL	PO.12/S CCLK	PO.8/U O_RX/U 0.TX	P0.10/U 1_RX/U 1.TX	V33	VSSRF:IO	V33	V27RF	VSSRF
	2.4 Power supply pins Table 3. Power supply pins												
	Symbol	1/0					unotion					LEDGA	104

Power supply pins 2.4

Power supply pins Table 3.

Symbol	I/O	Function	LFBGA104
V ₃₃	-	Digital supply voltage for I/O circuitry (3.3 Volt)	B6,F7,G10,H9,H11
V _{SS}	-	Digital ground for I/O circuitry	A1,D4,D5,H1
V _{33IO-PLL}	-	Digital supply voltage for I/O circuitry and for PLL reference (3.3V)	D1
V _{SSIO-PLL}	-	Digital ground for I/O circuitry and for PLL reference	E1
V _{33REG_BKP}	-	Digital supply voltage for backup block I/O circuitry and for Ballast I/O (3.3V)	A7
V _{SSREG}	-	Digital ground for Ballast I/O	B7
V ₁₈	-	Digital supply voltage for core circuitry (1.8 Volt): When using the internal voltage regulator, this pin shall not be driven by an external voltage supply, but a capacitance of at least $10\mu F$ (Tantalum, low series resistance) + 33nF (ceramic) shall be connected between these pins and $V_{\rm SS18}$ to guarantee on-chip voltage stability.	B3,F5
V _{SS18}	-	Digital ground for core circuitry	B2,E5
V _{18BKP}	-	Digital supply voltage for backup block (RTC, oscillator, Wake-up controller - 1.8 Volt): when using the internal voltage regulator, this pin shall not be driven by an external voltage supply, but a capacitance of at least $1\mu F$ shall be connected between this pin and $V_{\rm SSBKP}$ to guarantee on-chip voltage stability.	A4

Pin description STA8058

Table 3. Power supply pins (continued)

Symbol	I/O	Function	LFBGA104
V _{SSBKP}	-	Digital ground for backup logic	B4
AV _{DD}	-	Analog supply voltage for the A/D converter	A3
AV _{SS}	-	Analog supply ground for the A/D converter	A2
V _{27RF}	-	Analog supply voltage for RF chain (2.7V)	C13,G10,G11,G12,H 12
V _{27PLL}	-	Analog supply voltage for PLL embedded into RF part (2.7V)	B11,B12,B13,C12
V _{SSRF}	-	Analog supply ground for RF core	A13,C11,D11,D13, E11,E12,F11,F12, G13,H13
V _{SSRF_A}	-	Analog supply ground for RF amplifier	D13, F13
V _{SSRF_IO}	-	Analog supply ground for RF IO circuirty	H10

Note:

10/14

 V_{33} and $V_{33IO\text{-}PLL}$ are all internally connected. Same for V_{SS} and $V_{SSIO\text{-}PLL}$.

All V_{SS} , V_{SSBKP} , AV_{SS} , V_{SSRF} V_{SSRF} V_{SSRF} , V_{S



3 Electrical characteristics

See STA2058 (Teseo Baseband) and STA5620 (RF Front-end) datasheet for related data.



11/14

Package information STA8058

4 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

LFBGA104 (11x7x1.4mm) mechanical data and package dimensions DIM. **OUTLINE AND** MIN. TYP. MAX. MIN. TYP. MAX. **MECHANICAL DATA** Α 1.400 0.0551 Α1 0.210 0.0083 **A2** 0.990 0.0390 0.200 0.0079 АЗ Α4 b 0.350 0.400 0.450 0.0138 0.0157 0.0177 D 10.900 11.000 11.100 0.4291 0.4331 0.4370 9.600 D1 0.3780 Е 6.900 7.000 7.100 0.2717 0.2756 0.2795 E1 5.600 0.2205 Body: 11 x 7 x 1.4mm 0.800 0.0315 е 0.700 0.0276 F ddd 0.100 0.0039 LFBGA104 0.150 eee 0.0059 Low profile Fine Pitch Ball Grid Array 0.0031 fff 0.080 // bbb C Bottom view C index area Ball A1 corner -0000000 o. 00000000 00000000 00000000 00000000 00000000 0000000 00000000 0000000 Top view (balls down)

8054244 B

STA8058 Revision history

5 Revision history

Table 4. Document revision history

Date	Revision	Changes
25-Oct-2007	1	Initial release.



13/14

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com