

# STK11C68-M CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM MIL-STD-883/SMD # 5962-92324

#### **FEATURES**


- 35, 45 and 55ns Access Times
- 17, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Software STORE Initiation
- Automatic STORE Timing
- 100,000 STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V  $\pm$  10% Operation
- Available in multiple standard packages

#### **DESCRIPTION**


The Simtek STK11C68-M is a fast static RAM (35, 45 and 55ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK11C68-M is pin compatible with industry standard SRAMs and is available in a 28-pin 300 mil ceramic DIP or 28-pad LCC package. Commercial and industrial devices are also available.

#### LOGIC BLOCK DIAGRAM



#### **PIN CONFIGURATIONS**



### **PIN NAMES**

A <sub>0</sub> - A <sub>12</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
G	Output Enable
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

# **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Voltage on typical input relative to V <sub>SS</sub>	–0.6V to 7.0V
Voltage on DQ <sub>0-7</sub> and $\overline{G}$	0.5V to (V <sub>CC</sub> +0.5V)
Temperature under bias	–55°C to 125°C
Storage temperature	–65°C to 150°C
Power dissipation	
DC output current	

Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Note a: Stresses greater than those listed under "Absolute Maximum

(One output at a time, one second duration)

#### **DC CHARACTERISTICS**

$$(V_{CC} = 5.0V \pm 10\%)$$

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub> b	Average V <sub>CC</sub> Current		90	mA	t <sub>AVAV</sub> = 35ns
'			85	mA	t <sub>AVAV</sub> = 45ns
			80	mA	t <sub>AVAV</sub> = 55ns
I <sub>CC2</sub> d	Average V <sub>CC</sub> Current		50	mA	$\overline{E} \ge (V_{CC} - 0.2V)$
	during STORE cycle				all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>SB1</sub> <sup>c</sup>	Average V <sub>CC</sub> Current		27	mA	t <sub>AVAV</sub> = 35ns
	(Standby, Cycling TTL Input Levels)		23	mA	t <sub>AVAV</sub> = 45ns
			20	mA	$t_{AVAV} = 55$ ns
			- 75:		$\overline{E} \ge V_{IH}$ ; all others cycling
I <sub>SB2</sub> c	Average V <sub>CC</sub> Current		2	mA mA	$\overline{E} \ge (V_{CC} - 0.2V)$
_	(Standby, Stable CMOS Input Levels)	36	<b>3</b> .	-0	all others V <sub>IN</sub> ≤ 0.2V or ≥ (V <sub>CC</sub> − 0.2V)
I <sub>ILK</sub>	Input Leakage Current (Any Input)	Car	±1	μA	V <sub>CC</sub> = max
					$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off State Output Leakage Current		±5	μΑ	V <sub>CC</sub> = max
					$V_{IN} = V_{SS}$ to $V_{CC}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +.5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		V	I <sub>OUT</sub> = -4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4	V	I <sub>OUT</sub> = 8mA
T <sub>A</sub>	Operating Temperature	-55	125	°C	

Note b: I<sub>CC1</sub> is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d:  $I_{CC_2}$  is the average current required for the duration of the store cycle ( $t_{STORE}$ ) after the sequence ( $t_{WC}$ ) that initiates the cycle.

## **AC TEST CONDITIONS**

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels 1.5V
Output Load See Figure 1

# **CAPACITANCE**<sup>e</sup> (T<sub>A</sub>=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0 \text{ to } 3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

### READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOL	_S		STK110	C68-35M	STK110	68-45M	STK11C68-55M		
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		35		45		55	ns
2	t <sub>AVAV</sub> g	t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
3	t <sub>AVQV</sub> h	t <sub>AA</sub>	Address Access Time		35		45		55	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		20		25		25	ns
5	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address Change	5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	t <sub>EHQZ</sub> i	t <sub>HZ</sub>	Chip Disable to Output Inactive		17		20		25	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHQZ</sub> i	t <sub>OHZ</sub>	Output Disable to Output Inactive		17		20		25	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11	t <sub>EHICCL</sub> c,e	t <sub>PS</sub>	Chip Disable to Power Standby		35	-4-	45		55	ns
11A	t <sub>WHQV</sub>	t <sub>WR</sub>	Write Recovery Time	700	<b>4</b> 5	5 /10	55		65	ns

Note c: Bringing \(\overline{E}\) high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested.


Note g: For READ CYCLE #1 and #2, \(\overline{W}\) must be high for entire cycle.

Note h: Device is continuously selected with \(\overline{E}\) low and \(\overline{G}\) low.


Note h: Device is continuously selected with  $\overline{\mathsf{E}}$  low and  $\overline{\mathsf{G}}$  low.

Note i: Measured  $\pm$  200mV from steady state output voltage.





# READ CYCLE #2 <sup>g</sup>



# WRITE CYCLES #1 & #2; G high

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOLS			PARAMETER	STK110	68-35M	STK110	68-45M	STK11C68-55M		
NO.	#1	#2	Alt.	PARAMETER		MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	30		35		45		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	30		35		45		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	18		20		30		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	30		35		45		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns

# WRITE CYCLES #1 & #2; G low


19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
WRITE CYCLES #1 & #2; G low (V <sub>CC</sub> = 5.0V ± 10%)											
	SY	MBOLS			STK110	68-35M	STK110	68-45M	STK110	68-55M	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	45		45		55		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	35		35		45		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	35		35		45		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	30		30		30		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	35		35		45		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> i,m		t <sub>WZ</sub>	Write Enable to Output Disable		35		35		35	ns
					5		5		5		

Note i: Measured <u>+</u> 200mV from steady state output voltage.


Note k:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

Note m: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high impedance state.

# WRITE CYCLE #1: W CONTROLLED<sup>k</sup>



# WRITE CYCLE #2: E CONTROLLED<sup>k</sup>



# **NONVOLATILE MEMORY OPERATION**


# **MODE SELECTION**

Ē	w	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
Н	Х	X	Not Selected	Output High Z	Standby	
L	Н	X	Read SRAM	Output Data	Active	0
L	L	X	Write SRAM	Input Data	Active	
L	Н	0000	Read SRAM	Output Data	Active	n,o
		1555	Read SRAM	Output Data		n,o
		0AAA	Read SRAM	Output Data		n,o
		1FFF	Read SRAM	Output Data		n,o
		10F0	Read SRAM	Output Data		n,o
		0F0F	Nonvolatile STORE	Output High Z	$I_{CC_2}$	n
L	Н	0000	Read SRAM	Output Data	Active	n,o
		1555	Read SRAM	Output Data		n,o
		0AAA	Read SRAM	Output Data	and the same of th	n,o
		1FFF	Read SRAM	Output Data		n,o
		10F0	Read SRAM	Output Data	•	n,o
		0F0E	Nonvolatile RECALL	Output High Z		n

Note n: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle.  $\overline{\mathbb{W}}$  must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note o: I/O state assumes that  $\overline{\mathbb{G}} \leq V_{IL}$ . Initiation and operation of nonvolatile cycles does not depend on the state of  $\overline{\mathbb{G}}$ .

# STORE CYCLE INHIBIT and AUTOMATIC POWER-UP RECALL



# STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SYM	BOLS	PARAMETER	STK110	68-35M	STK11C68-45M		STK11C68-55M		
NO.	#1	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
22	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	35		45		55		ns
23	t <sub>ELQZ</sub> P		Chip Enable to Output Inactive		75		75		85	ns
24	t <sub>ELQXS</sub>	t <sub>STORE</sub> q	STORE Cycle Time		10		10		10	ms
25	t <sub>ELQXR</sub>	t <sub>RECALL</sub> r	RECALL Cycle Time		20		20		20	μs
26	t <sub>AVELN</sub> s	t <sub>AE</sub>	Address Set-up to Chip Enable	0		0		0		ns
27	t <sub>ELEHN</sub> s,t	t <sub>EP</sub>	Chip Enable Pulse Width	25		35		45		ns
28	t <sub>EHAXN</sub> s	t <sub>EA</sub>	Chip Disable to Address Change	0		0		0		ns

- Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
- Note q: Note that STORE cycles (but not RECALLs) are aborted by V<sub>CC</sub> < 4.0V (STORE inhibit).
- Note r: A RECALL cycle is initiated automatically at power up when  $V_{CC}$  exceeds 4.0V.  $t_{\it RECALL}$  is measured from the point at which  $V_{CC}$  exceeds 4.5V.
- Note s: Noise on the  $\overline{\mathsf{E}}$  pin may trigger multiple read cycles from the same address and abort the address sequence.
- Note t: If the Chip Enable Pulse Width is less than t<sub>ELQV</sub> (see READ CYCLE #2) but greater than or equal to t<sub>ELEHN</sub>, then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.
- Note u: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout.

  Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK11C68-M performs a STORE or RECALL.

  Note v: E must be used to clock in the address sequence for the Software STORE and RECALL cycles.

# STORE/RECALL CYCLE U,V



# **DEVICE OPERATION**

The STK11C68-M has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

#### **SRAM READ**

The STK11C68-M performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW while  $\overline{W}$  is HIGH. The address specified on pins  $A_{0\text{-}12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ CYCLE #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or  $\overline{W}$  is brought LOW.

The STK11C68-M is a high speed memory and therefore must have a high frequency bypass capacitor of approximately  $0.1\mu F$  connected between DUT  $V_{CC}$  and  $V_{SS}$  using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH at the end of the cycle. The data on pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes LOW.

#### **NONVOLATILE STORE**

The STK11C68-M STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK11C68-M implements nonvolatile operation while remaining pin-for-pin compatible with standard 8Kx8 SRAMs. During the STORE cycle, an erase of the

previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for *STORE* initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the STORE cycle the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	OFOF (hex)	Initiate STORE Cycle
CCO			

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be LOW for the sequence to be valid. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### HARDWARE PROTECT

The STK11C68-M offers hardware protection against inadvertent *STORE* cycles through  $V_{CC}$  Sense. A *STORE* cycle will not be initiated, and one in progress will discontinue, if  $V_{CC}$  goes below 4.0V. 4.0V is a typical, characterized value. The datasheet specifications are guaranteed only for  $V_{CC} = 5.0 \pm 10\%$ .

#### **NONVOLATILE RECALL**

A *RECALL* cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the *STORE* initiation. To initiate the *RECALL* cycle the following sequence of READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL Cycle

Internally, *RECALL* is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

On power-up, once  $V_{CC}$  exceeds the  $V_{CC}$  sense voltage of 4.0V, a *RECALL* cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not drop below 4.0V

once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until  $t_{RECALL}$  after  $V_{CC}$  exceeds 4.0V. 4.0V is a typical, characterized value.

If the STK11C68-M is in a WRITE state at the end of power-up RECALL, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between  $\overline{W}$  and system  $V_{CC}$ .



### **ORDERING INFORMATION**

