

Precision Analog Front Ends

Features

- Precision (up to 17-bits) A/D Converter "Front End"
- 3-Pin Control Interface to Microprocessor
- Flexible: User Can Trade-off Conversion Speed for Resolution
- Single Supply Operation (TC510/TC514)
- 4 Input, Differential Analog MUX (TC514)
- Automatic Input Voltage Polarity Detection
- Low Power Dissipation:
	- (TC500/TC500A): 10mΩ
	- (TC510/TC514): 18mΩ
- Wide Analog Input Range: ±4.2V (TC500A/TC510)
- Directly Accepts Bipolar and Differential Input Signals

Applications

- Precision Analog Signal Processor
- Precision Sensor Interface
- High Accuracy DC Measurements

Device Selection Table

General Description

TheTC500/A/510/514 family are precision analog front ends that implement dual slope A/D converters having a maximum resolution of 17-bits plus sign. As a minimum, each device contains the integrator, zero crossing comparator and processor interface logic. The TC500 is the base (16-bit max) device and requires both positive and negative power supplies. The TC500A is identical to the TC500 with the exception that it has improved linearity, allowing it to operate to a maximum resolution of 17-bits. The TC510 adds an onboard negative power supply converter for single supply operation. The TC514 adds both a negative power supply converter and a 4 input differential analog multiplexer.

Each device has the same processor control interface consisting of 3 wires: control inputs (A and B) and zerocrossing comparator output (CMPTR). The processor manipulates A, B to sequence the TC5XX through four phases of conversion: Auto Zero, Integrate, De-integrate and Integrator Zero. During the Auto Zero phase,

offset voltages in the TC5XX are corrected by a closed loop feedback mechanism. The input voltage is applied to the integrator during the Integrate phase. This causes an integrator output dv/dt directly proportional to the magnitude of the input voltage. The higher the input voltage, the greater the magnitude of the voltage stored on the integrator during this phase. At the start of the De-integrate phase, an external voltage reference is applied to the integrator and, at the same time, the external host processor starts its on-board timer. The processor maintains this state until a transition occurs on the CMPTR output, at which time the processor halts its timer. The resulting timer count is the converted analog data. Integrator Zero (the final phase of conversion) removes any residue remaining in the integrator in preparation for the next conversion.

The TC500/A/510/514 offer high resolution (up to 17 bits), superior 50Hz/60Hz noise rejection, low power operation, minimum I/O connections, low input bias currents and lower cost compared to other converter technologies having similar conversion speeds.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TC500/A/510/514 ELECTRICAL SPECIFICATIONS

Note 1: Integrate time ≥ 66 msec, auto zero time ≥ 66 msec, V_{INT} (peak) ≈ 4 V.

2: End point linearity at ±1/4, ±1 /2, ±3/4 F.S. after full-scale adjustment.

3: Roll-over error is related to C_{INT}, C_{REF}, C_{AZ} characteristics.

TC500/A/510/514 ELECTRICAL SPECIFICATIONS (CONTINUED)

Note 1: Integrate time ≥ 66msec, auto zero time ≥ 66msec, V_{INT} (peak) ≈ 4V.

2: End point linearity at ±1/4, ±1 /2, ±3/4 F.S. after full-scale adjustment.

3: Roll-over error is related to C_{INT}, C_{REF}, C_{AZ} characteristics.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

3.0 DETAILED DESCRIPTION

3.1 Dual Slope Conversion Principles

Actual data conversion is accomplished in two phases: input signal Integration and reference voltage De-integration.

The integrator output is initialized to 0V prior to the start of Integration. During Integration, analog switch S1 connects V_{IN} to the integrator input where it is maintained for a fixed time period (T_{INT}) . The application of V_{1N} causes the integrator output to depart 0V at a rate determined by the *magnitude* of V_{IN} and a direction determined by the *polarity* of V_{IN} . The De-integration phase is initiated immediately at the expiration of T_{INT} .

During De-integration, S1 connects a reference voltage (having a polarity opposite that of V_{IN}) to the integrator input. At the same time, an external precision timer is started. The De-integration phase is maintained until the comparator output changes state, indicating the integrator has returned to its starting point of 0V. When this occurs, the precision timer is stopped. The De-integration time period (T_{DEINT}), as measured by the precision timer, is directly proportional to the magnitude of the applied input voltage (see Figure 3-3).

A simple mathematical equation relates the Input Signal, Reference Voltage and Integration time:

 T_{INT} = Signal Integration time (fixed)

t_{DEINT} = Reference Voltage Integration time (variable)

For a constant V_{IN} :

EQUATION 3-2:

$$
V_{IN} = V_{REF} \frac{T_{DEINT}}{T_{INT}}
$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle.

An inherent benefit is noise immunity. Input noise spikes are integrated (averaged to zero) during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments.

Integrating converters provide inherent noise rejection with at least a 20dB/decade attenuation rate. Interference signals with frequencies at integral multiples of the integration period are, theoretically, completely removed, since the average value of a sine wave of frequency (1/T) averaged over a period (T) is zero.

Integrating converters often establish the integration period to reject 50/60Hz line frequency interference signals. The ability to reject such signals is shown by a normal mode rejection plot (Figure 3-1). Normal mode rejection is limited in practice to 50 to 65dB, since the line frequency can deviate by a few tenths of a percent (Figure 3-2).

FIGURE 3-2: LINE FREQUENCY

4.0 TC500/A/510/514 CONVERTER OPERATION

The TC500/A/510/514 incorporates an Auto Zero and Integrator phase in addition to the input signal Integrate and reference De-integrate phases. The addition of these phases reduce system errors, calibration steps and shorten overrange recovery time. A typical measurement cycle uses all four phases in the following order:

- 1. Auto Zero
- 2. Input signal integration
- 3. Reference deintegration
- 4. Integrator output zero

TABLE 4-1: INTERNAL ANALOG GATE STATUS

Note: *Assumes a positive polarity input signal. SW– RI would be closed for a negative input signal.

4.1 Auto Zero Phase (AZ)

During this phase, errors due to buffer, integrator and comparator offset voltages are nulled out by charging C_{AZ} (auto zero capacitor) with a compensating error voltage.

The external input signal is disconnected from the internal circuitry by opening the two $SW₁$ switches. The internal input points connect to analog common. The reference capacitor is charged to the reference voltage potential through SWR. A feedback loop, closed around the integrator and comparator, charges the C_{A7} capacitor with a voltage to compensate for buffer amplifier, integrator and comparator offset voltages.

4.2 Analog Input Signal Integration Phase (INT)

The TC5XX integrates the differential voltage between the $(V_{IN}+)$ and $(V_{IN}-)$ inputs. The differential voltage must be within the device's Common mode range V_{CMR}. The input signal polarity is normally checked via software at the end of this phase: CMPTR = 1 for positive polarity; CMPTR = 0 for negative polarity.

4.3 Reference Voltage De-integration Phase (D_{INT})

The previously charged reference capacitor is connected with the proper polarity to ramp the integrator output back to zero. An externally-provided, precision timer is used to measure the duration of this phase. The resulting time measurement is proportional to the magnitude of the applied input voltage.

4.4 Integrator Output Zero Phase (IZ)

This phase ensures the integrator output is at 0V when the Auto Zero phase is entered and that only system offset voltages are compensated. This phase is used at the end of the reference voltage de-integration phase and MUST be used for ALL TC5XX applications having resolutions of 12-bits or more. If this phase is not used, the value of the Auto Zero capacitor (C_{A7}) must be about 2 to 3 times the value of the Integration capacitor (C_{INT}) to reduce the effects of charge sharing. The Integrator Output Zero phase should be programmed to operate until the output of the comparator returns "HIGH". The overall timing system is shown in Figure 4-1.

The internal analog switch status for each of these phases is summarized in Table 4-1. This table references the Typical Application.

5.0 ANALOG SECTION

5.1 Differential Inputs (V_{IN}+, V_{IN}-)

The TC5XX operates with differential voltages within the input amplifier Common mode range. The amplifier Common mode range extends from 1.5V below positive supply to 1.5V above negative supply. Within this Common mode voltage range, Common mode rejection is typically 80dB. Full accuracy is maintained, however, when the inputs are no less than 1.5V from either supply.

The integrator output also follows the Common mode voltage. The integrator output must not be allowed to saturate. A worst case condition exists, for example, when a large, positive Common mode voltage, with a near full scale negative differential input voltage, is applied. The negative input signal drives the integrator positive when most of its swing has been used up by the positive Common mode voltage. For these critical applications, the integrator swing can be reduced. The integrator output can swing within 0.9V of either supply without loss of linearity.

5.2 Analog Common

Analog common is used as V_{IN} return during system zero and reference de-integrate. If V_{1N} is different from analog common, a Common mode voltage exists in the system. This signal is rejected by the excellent CMR of the converter. In most applications, V_{IN} – will be set at a fixed known voltage (i.e., power supply common). A Common mode voltage will exist when V_{1N} - is not connected to analog common.

5.3 Differential Reference (VREF+, VREF–)

The reference voltage can be anywhere within 1V of the power supply voltage of the converter. Rollover error is caused by the reference capacitor losing or gaining charge due to stray capacitance on its nodes.

The difference in reference for (+) or (-) input voltages will cause a rollover error. This error can be minimized by using a large reference capacitor in comparison to the stray capacitance.

5.4 Phase Control Inputs (A, B)

The A, B unlatched logic inputs select the TC5XX operating phase. The A, B inputs are normally driven by a microprocessor I/O port or external logic.

5.5 Comparator Output

By monitoring the comparator output during the fixed signal integrate time, the input signal polarity can be determined by the microprocessor controlling the conversion. The comparator output is HIGH for positive signals and LOW for negative signals during the signal integrate phase (see Figure 5-1).

During the reference de-integrate phase, the comparator output will make a HIGH-to-LOW transition as the integrator output ramp crosses zero. The transition is used to signal the processor that the conversion is complete.

The internal comparator delay is 2usec, typically. Figure 5-1 shows the comparator output for large positive and negative signal inputs. For signal inputs at or near zero volts, however, the integrator swing is very small. If Common mode noise is present, the comparator can switch several times during the beginning of the signal integrate period. To ensure that the polarity reading is correct, the comparator output should be read and stored at the end of the signal integrate phase.

The comparator output is undefined during the Auto Zero phase and is used to time the Integrator Output Zero phase. (See Section 7.6, Integrator Output Zero Phase).

FIGURE 5-1: COMPARATOR OUTPUT

6.0 TYPICAL APPLICATIONS

6.1 Component Value Selection

The procedure outlined below allows the user to arrive at values for the following TC5XX design variables:

- 1. Integration Phase Timing
- 2. Integrator Timing Components (R_{INT}, C_{INT})
- 3. Auto Zero and Reference Capacitors
- 4. Voltage Reference

6.2 Select Integration Time

Integration time must be picked as a multiple of the period of the line frequency. For example, T_{INT} times of 33msec, 66msec and 132msec maximize 60Hz line rejection.

6.3 DINT and IZ Phase Timing

The duration of the DINT phase is a function of the amount of voltage stored on the integrator during T_{INT} and the value of V_{REF} . The DINT phase must be initiated immediately following INT and terminated when an integrator output zero-crossing is detected. In general, the maximum number of counts chosen for DINT is twice that of INT (with V_{REF} chosen at $V_{IN(MAX)}/2$).

6.4 Calculate Integrating Resistor (R_{INT})

The desired full scale input voltage and amplifier output current capability determine the value of R_{INT} . The buffer and integrator amplifiers each have a full-scale current of 20µA.

The value of R_{INT} is therefore directly calculated in the following equation:

EQUATION 6-1:

$$
R_{INT}(in M\Omega) = \frac{V_{IN(MAX)}}{20}
$$

Where:

 $V_{IN(MAX)}$ = Maximum input voltage (full count voltage) R_{INT} = Integrating Resistor (in MΩ)

For loop stability, R_{INT} should be \geq 50k Ω .

6.5 Select Reference (C_{RFF}) and Auto Zero (C_{AZ}) Capacitors

 C_{RFF} and C_{A7} must be low leakage capacitors (such as polypropylene). The slower the conversion rate, the larger the value C_{REF} must be. Recommended capacitors for C_{REF} and C_{AZ} are shown in Table 6-1. Larger values for C_{AZ} and C_{REF} may also be used to limit rollover errors.

TABLE 6-1: CREF AND CAZ SELECTION

Note: Manufactured by Evox-Rifa, Inc.

6.6 Calculate Integrating Capacitor (CINT)

The integrating capacitor must be selected to maximize integrator output voltage swing. The integrator output voltage swing is defined as the absolute value of V_{DD} (or V_{SS}) less 0.9V (i.e., IV_{DD} - 0.9VI or IV_{SS} + 0.9VI). Using the 20µA buffer maximum output current, the value of the integrating capacitor is calculated using the following equation.

It is critical that the integrating capacitor has a very low dielectric absorption. Polypropylene capacitors are an example of one such dielectic. Polyester and Polybicarbonate capacitors may also be used in less critical applications. Table 6-2 summarizes recommended capacitors for C_{INT} .

Note: Manufactured by Evox-Rifa, Inc.

6.7 Calculate V_{REF}

The reference deintegration voltage is calculated using the following equation:

EQUATION 6-3:

$$
V_{REF} = \frac{(V_S - 0.9) (C_{INT}) (R_{INT})}{2(R_{INT})} V
$$

2002 Microchip Technology Inc. DS21428B-page 11

7.0 DESIGN CONSIDERATIONS

7.1 Noise

The threshold noise (N_{TH}) is the algebraic sum of the integrator noise and the comparator noise. This value is typically 30μ V. Figure 7-1 shows how the value of the reference voltage can affect the final count. Such errors can be reduced by increased integration times, in the same way that 50/60Hz noise is rejected. The signalto-noise ratio is related to the integration time (T_{INT}) and the integration time constant (R_{INT}) (C_{INT}) as follows:

EQUATION 7-1:

7.2 System Timing

To obtain maximum performance from the TC5XX, the overshoot at the end of the De-integration phase must be minimized. Also, the Integrator Output Zero phase must be terminated as soon as the comparator output returns high. (See Figure 4-1).

Figure 4-1 shows the overall timing for a typical system in which a TC5XX is interfaced to a microcontroller. The microcontroller drives the A, B inputs with I/O lines and monitors the comparator output, CMPTR, using an I/O line or dedicated timer capture control pin. It may be necessary to monitor the state of the CMPTR output in addition to having it control a timer directly for the Reference De-integration phase. (This is further explained below.)

The timing diagram in Figure 4-1 is not to scale, as the timing in a real system depends on many system parameters and component value selections. There are four critical timing events (as shown in Figure 4-1): sampling the input polarity; capturing the de-integration time; minimizing overshoot and properly executing the Integrator Output Zero phase.

7.3 Auto Zero Phase

The length of this phase is usually set to be equal to the Input Signal Integration time. This decision is virtually arbitrary since the magnitudes of the various system errors are not known. Setting the Auto Zero time equal to the Input Integrate time should be more than adequate to null out system errors. The system may remain in this phase indefinitely (i.e., Auto Zero is the appropriate Idle state for a TC5XX device).

7.4 Input Signal Integrate Phase

The length of this phase is constant from one conversion to the next and depends on system parameters and component value selections. The calculation of T_{INT} is shown elsewhere in this data sheet. At some point near the end of this phase, the microcontroller should sample CMPTR to determine the input signal polarity. This value is, in effect, the Sign Bit for the overall conversion result. Optimally, CMPTR should be sampled just before this phase is terminated by changing AB from 10 to 11. The consideration here is that, during the initial stage of input integration when the integrator voltage is low, the comparator may be affected by noise and its output unreliable. Once integration is well underway, the comparator will be in a defined state.

7.5 Reference De-integration

The length of this phase must be precisely measured from the transition of AB from 10 to 11 to the falling edge of CMPTR. The comparator delay contributes some error in timing this phase. The typical delay is specified to be 2usec. This should be considered in the context of the length of a single count when determining overall system performance and possible single count errors. Additionally, Overshoot will result in charge accumulating on the integrator after its output crosses zero. This charge must be nulled during the Integrator Output Zero phase.

7.6 Integrator Output Zero Phase

The comparator delay and the controller's response latency may result in overshoot, causing charge buildup on the integrator at the end of a conversion. This charge must be removed or performance will degrade. The Integrator Output Zero phase should be activated $(AB = 00)$ until CMPTR goes high. It is absolutely critical that this phase be terminated immediately so that Overshoot is not allowed to occur in the opposite direction. At this point, it can be assured that the integrator is near zero. Auto Zero should be entered (AB = 01) and the TC5XX held in this state until the next cycle is begun (see Figure 7-2).

7.7 Using the TC510/TC514

7.7.1 NEGATIVE SUPPLY VOLTAGE CONVERTER (TC510, TC514)

A capacitive charge pump is employed to invert the voltage on V_{DD} for negative bias within the TC510/TC514. This voltage is also available on the V_{OUT} pin to provide negative bias elsewhere in the system. Two external capacitors are required to perform the conversion.

Timing is generated by an internal state machine driven from an on-board oscillator. During the first phase, capacitor C_F is switched across the power supply and charged to V_S +. This charge is transferred to capacitor C_{OUT} during the second phase. The oscillator normally runs at 100kHz to ensure minimum output ripple. This frequency can be reduced by placing a capacitor from OSC to V_{DD} . The relationship between the capacitor value is shown in Section 9.0.

7.7.2 ANALOG INPUT MULTIPLEXER (TC514)

The TC514 is equipped with a four input differential analog multiplexer. Input channels are selected using select inputs (A1, A0). These are high-true control signals (i.e., channel 0 is selected when $(A1, A0 = 00)$.

EQUATION 8-1:

$$
V_{REF} = \frac{(V_{S} - 0.9) (C_{INT}) (R_{INT})}{2(T_{INT})}
$$

= (4.1) (0.33 x 1⁻⁶) (10⁵) / 2(.066)
= 1.025V

2002 Microchip Technology Inc. DS21428B-page 15

FIGURE 8-3: TC510 TO IBM® COMPATIBLE PRINTER PORT

9.0 TYPICAL CHARACTERISTICS

The graphs and tables following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range), and therefore outside the warranted range.

10.0 PACKAGING INFORMATION

10.1 Package Marking Information

Package marking data not available at this time.

10.2 Taping Forms

10.2 Taping Forms (Continued)

10.3 Package Dimensions

10.3 Packaging Dimensions (Continued)

10.3 Package Dimensions (Continued)

SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

-
- 1. Your local Microchip sales office

2. The Microchip Corporate Literatu

3. The Microchip Worldwide Site (w 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

DNV Certification, Inc. DNV MSC Th. Netherlands credited by the RvA תאות ISO 9001 / QS-9000 **REGISTERED FIRM**

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307 **Boston**

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075 **Dallas**

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo 2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 **New York**

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955 **Toronto**

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 **China - Beijing** Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 **China - Chengdu** Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China

Tel: 86-28-86766200 Fax: 86-28-86766599 **China - Fuzhou** Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza

No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 **China - Shanghai** Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen** Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu

Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 **China - Hong Kong SAR**

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 **India** Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 **Korea** Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 **Singapore** Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 **Taiwan**

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

۹ę.

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 **France** Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany** Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 **Italy** Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 **United Kingdom**

Microchin Ltd[.] 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

04/20/02

