
INTEGRATED CIRCUITS



Preliminary specification Supersedes data of 1999 Jul 13 File under Integrated Circuits, IC01 1999 Sep 01



TDA3618JR

FEATURES

General

- Extremely low noise behaviour and good stability with very small output capacitors
- Two V_P-state controlled regulators (regulators 1 and 3) and a power switch
- Regulator 2, reset and ignition buffer operate during load dump and thermal shutdown
- Separate control pins for switching regulators (regulators 1 and 3) and the power switch
- Supply voltage range of -18 to +50 V
- Low reverse current of regulator 2
- Low quiescent current (when regulator 1, regulator 3 and power switch are switched off)
- Hold output for low V_P (regulators 1 and 3 off)
- Hold output for regulators 1 and 3
- Hold output for foldback mode switch
- · Hold output for load dump and temperature protection
- Reset and hold outputs (open collector outputs)
- Adjustable reset delay time
- High ripple rejection
- backup capacitor for regulator 2
- Two independent ignition buffers (one inverted and with open collector output).

Protections

- Reverse polarity safe (down to –18 V without high reverse current)
- Able to withstand voltages up to 18 V at the outputs (supply line may be short circuited)
- ESD protected on all pins
- Thermal protections with hysteresis

ORDERING INFORMATION

- Load dump protection
- Foldback current limit protection for regulators 1, 2 and 3
- Delayed second current limit protection for the power switch (at short circuit)
- The regulator outputs and the power switch are DC short circuited safe to ground and V_P.

GENERAL DESCRIPTION

The TDA3618JR is a multiple output voltage regulator with a power switch and ignition buffers, intended for use in car radios with or without a microcontroller. It contains:

- Two fixed voltage regulators with a foldback current protection (regulators 1 and 3) and one fixed voltage regulator (regulator 2), intended to supply a microcontroller, which also operates during load dump and thermal shutdown
- A power switch with protections, operated by an enable input
- Reset and hold outputs that can be used to interface with the microcontroller. The reset signal can be used to call up the microcontroller.
- A supply pin which can withstand load dump pulses and negative supply voltages
- Regulator 2, which is switched on at a backup voltage greater than 6.5 V and off when the output voltage of regulator 2 drops below 1.9 V
- A provision for the use of a reserve supply capacitor that will hold enough energy for regulator 2 (5 V continuous) to allow a microcontroller to prepare for loss of voltage
- An inverted ignition 1 input with open collector output stage
- An ignition 2 input Schmitt trigger with push-pull output stage.

TYPE PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION
TDA3618JR	DBS17P	plastic DIL-bent-SIL (specially bent) power package; 17 leads (lead length 12 mm)	SOT475-1


TDA3618JR

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	l			1	1	1
V _P	supply voltage					
	operating		11	14.4	18	V
	reverse polarity	non-operating	_	_	18	V
	regulator 2 on		2.4	14.4	50	V
	jump start	t ≤ 10 minutes	_	_	30	V
	load dump protection	$t \le 50 \text{ ms}; t_r \ge 2.5 \text{ ms}$	_	_	50	V
I _{q(tot)}	total quiescent supply current	standby mode	_	310	400	μA
Tj	junction temperature		_	-	150	°C
Voltage re	gulators		•			
V _{O(REG1)}	output voltage of regulator 1	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	8.5	9.0	9.5	V
V _{O(REG2)}	output voltage of regulator 2	$0.5 \text{ mA} \le I_{REG2} \le 150 \text{ mA}; V_P = 14.4 \text{ V}$	4.75	5.0	5.25	V
V _{O(REG3)}	output voltage of regulator 3	$1 \text{ mA} \le I_{\text{REG3}} \le 750 \text{ mA}$	4.75	5.0	5.25	V
Power swi	itch	3 3 3		•		
V _d	drop-out voltage	I _{SW} = 1 A	-	0.45	0.7	V
		I _{SW} = 1.8 A	_	1	1.8	V
I _M	peak current		3	-	_	A

TDA3618JR

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION	
V _P	1	supply voltage	
REG1	2	regulator 1 output	
REG3	3	regulator 3 output	REG1 2
EN3	4	enable input regulator 3	REG3 3
IGN2 _{IN}	5	ignition 2 input	EN3 4
IGN1 _{IN}	6	ignition 1 input	IGN2 _{IN} 5
IGN1 _{OUT}	7	ignition 1 output (active LOW)	IGN1 _{IN} 6
IGN2 _{OUT}	8	ignition 2 output	IGN1 _{OUT} 7
RES	9	reset output	
EN1	10	enable input regulator 1	IGN2 _{OUT} 8
ENSW	11	enable input power switch	RES 9 TDA3618JR
HOLD	12	hold output (active LOW)	EN1 10
C _{RES}	13	reset delay capacitor	ENSW 11
GND	14	ground	HOLD 12
REG2	15	regulator 2 output	CRES 13
BU	16	backup	HOLD 12 CRES 13 GND 14
SW	17	power switch output	REG2 15
			BU 16 SW 17 MGR929 Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

The TDA3618JR is a multiple output voltage regulator with a power switch, intended for use in car radios with or without a microcontroller. Because of the low-voltage operation of the car radio, low-voltage drop regulators are used in the TDA3618JR.

Regulator 2 switches on when the backup voltage exceeds 6.5 V for the first time and switches off again when the output voltage of regulator 2 falls below 1.9 V (this is far below an engine start). When regulator 2 is switched on and its output voltage is within its voltage range, the reset output is enabled (RES goes HIGH through a pull-up resistor) to generate a reset to the microcontroller. The reset cycles can be extended by an external capacitor at pin 13. This start-up feature is included to secure a smooth start-up of the microcontroller at first connection, without uncontrolled switching of regulator 2 during the start-up sequence.

The charge of the backup capacitor can be used to supply regulator 2 for a short period when the supply drops to 0 V (the time depends on the value of the storage capacitor). The output stages (regulators 1 and 3) of this regulator have an extremely low noise behaviour and good stability. Regulators 1 and 3 are stabilized by using small output capacitors.

When both regulator 2 and the supply voltage ($V_P > 4.5 V$) are available, regulators 1 and 3 can be operated by means of enable inputs (pins 10 and 4 respectively).

The HOLD output pin is normally HIGH and is active LOW. The HOLD output pin is connected to an open collector NPN transistor and must have an external pull-up resistor to operate. The HOLD output is controlled by a LOW detection circuit which, when activated, pulls the warning output LOW (enabled). The hold outputs of the regulators are connected to an OR gate inside the IC such that the hold is activated (goes LOW) when the regulator voltages of regulator 1 and/or regulator 3 are out of regulation for any reason. Each regulator enable input controls its own hold circuit, such that if a regulator is disabled or switched off, the hold circuit for that regulator is disabled.

The hold is also controlled by the temperature and load dump protection. Activating the temperature or load dump protection causes a hold (LOW) during the time the protection is activated. When all regulators are switched off, the HOLD output is controlled by the battery line (pin 1), temperature protection and load dump protection. The hold is enabled (LOW) at low battery voltages. This indicates that it is not possible to get regulator 1 into regulation when switching it on. The hold function includes hysteresis to avoid oscillations when the regulator voltage crosses the hold threshold. The HOLD output becomes also active (LOW) when the switch is in foldback protection mode, see Fig.4 for a timing diagram. The block diagram is given in Fig.3.

The power switch can also be controlled by means of a separate enable input (pin 11).

All output pins are fully protected. The regulators are protected against load dump (regulators 1 and 3 switch off at supply voltages >18 V) and short circuit (foldback current protection).

The switch contains a current protection. However, this protection is delayed at short circuit by the reset delay capacitor. During this time, the output current is limited to a peak value of at least 3 and 2 A continuous ($V_P \le 18$ V).


In the normal situation, the voltage on the reset delay capacitor is about 3.5 V (depending on the temperature). The switch output is about V_P – 0.4 V. At operational temperature, the switch can deliver at least 3 A. At high temperature, the switch can deliver about 2 A. During an overload condition or short circuit ($V_{SW} < V_P - 3.7 V$), the voltage on the reset delay capacitor rises 0.6 V above the voltage of regulator 2. This rise time depends on the capacitor connected on the C_{RES} (pin 13). During this time, the switch can deliver more than 3 A. The charge current of the reset delay capacitor is typically 4 μ A and the voltage swing about 1.5 V. When regulator 2 is out of regulation and generates a reset, the switch can only deliver 2 A and will go in the foldback protection without delay. At supply voltages >17 V, the switch is clamped at 16 V maximum (to avoid externally connected circuits being damaged by an overvoltage) and the switch will switch off at load dump.


Interfacing with the microcontroller (simple full/semi on/off logic applications) can be realized with two independent ignition Schmitt triggers and ignition output buffers (one open collector and one push-pull output). Ignition 1 output is inverted.


The total timing diagrams are shown in Figs 4 and 5.

TDA3618JR

Multiple voltage regulator with switch and ignition buffers







TDA3618JR

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage				
	operating		_	18	V
	reverse polarity	non-operating	_	18	V
	jump start	$t \le 10$ minutes	_	30	V
	load dump protection	$t \le 50 \text{ ms}; t_r \ge 2.5 \text{ ms}$	_	50	V
P _{tot}	total power dissipation		-	62	W
T _{stg}	storage temperature	non-operating	-55	+150	°C
T _{amb}	ambient temperature	operating	-40	+85	°C
Tj	junction temperature	operating	-40	+150	°C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-c)}	thermal resistance from junction to case	1 1 St C	2	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	50	K/W

TDA3618JR

CHARACTERISTICS

 V_{P} = 14.4 V; T_{amb} = 25 °C; see Fig.8; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						+
V _P	supply voltage					
	operating		11	14.4	18	V
	regulator 2 on	note 1	2.4	14.4	18	V
	jump start	t ≤ 10 minutes	_	_	30	V
	load dump protection	$t \le 50 \text{ ms}; t_r \ge 2.5 \text{ ms}$	_	_	50	V
lq	quiescent supply current	$V_P = 12.4 \text{ V}; \text{ note } 2;$ $I_{REG2} = 0.1 \text{ mA}$	-	310	400	μA
		V _P = 14.4 V; note 2; I _{REG2} = 0.1 mA	-	315	_	μA
Schmitt tri	igger for power supply of s	witch, regulators 1 and 3		.0		
V _{thr}	rising threshold voltage		6.5	7.0	7.5	V
V _{thf}	falling threshold voltage		4.0	4.5	5.0	V
V _{hys}	hysteresis voltage	80	2-72	2.5	_	V
	igger for regulator 2	1 S2	01			
V _{thr}	rising threshold voltage		6.0	6.5	7.1	V
V _{thf}	falling threshold voltage		1.7	1.9	2.3	V
V _{hys}	hysteresis voltage		_	4.6	_	V
	gger for enable input (regu	lators 1, 3 and switch)			-	-
V _{thr}	rising threshold voltage		1.4	1.8	2.4	V
V _{thf}	falling threshold voltage		0.9	1.3	1.9	V
V _{hys}	hysteresis voltage	I _{REG} = I _{SW} = 1 mA	_	0.5	_	V
ILI	input leakage current	V _{en} = 5 V	1	5	10	μA
Reset trigg	ger level of regulator 2	I		I	-	.1
V _{thr}	rising threshold voltage	V_P rising; $I_{REG1} = 50$ mA; note 3	4.5	V _{REG2} – 0.15	V _{REG2} - 0.1	V
Schmitt tri	iggers for HOLD output		•		1	-
V _{thr1}	rising threshold voltage of regulator 1	V _P rising; note 3	-	V _{REG1} - 0.15	V _{REG1} - 0.075	V
V _{thf1}	falling threshold voltage of regulator 1	V _P falling; note 3	8.1	V _{REG1} – 0.35	-	V
V _{hys1}	hysteresis voltage due to regulator 1		-	0.2	-	V
V _{thr3}	rising threshold voltage of regulator 3	V _P rising; note 3	-	V _{REG3} – 0.15	V _{REG3} – 0.075	V
V _{thf3}	falling threshold voltage of regulator 3	V _P falling; note 3	4.1	V _{REG3} – 0.35	-	V
V _{hys3}	hysteresis voltage due to regulator 3		-	0.2	-	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{thr(VP)}	rising threshold voltage of supply voltage	V _{en} = 0 V	9.1	9.7	10.3	V
V _{thf(VP)}	falling threshold voltage of supply voltage	V _{en} = 0 V	9.0	9.4	9.8	V
V _{hys}	hysteresis voltage of supply voltage	V _{en} = 0 V	-	0.3	-	V
Reset and	hold buffer					
I _{sinkL}	LOW-level sink current	$V_{\text{RES/HOLD}} \le 0.8 \text{ V}$	2	_	_	mA
I _{LO}	output leakage current	V _P = 14.4 V; V _{RES/HOLD} = 5 V	-	0.1	5	μA
t _r	rise time	note 4	-	7	50	μs
t _f	fall time	note 4	-	1	50	μs
Reset dela	у					
I _{ch}	charge current		2	4	8	μA
I _{dch}	discharge current		500	800	_	μA
V _{thr(RES)}	rising voltage threshold reset signal	36	2.5	3.0	3.5	V
t _{d(RES)}	delay time reset signal	C = 47 nF; note 5	20	35	70	ms
V _{thr(SW)}	rising voltage threshold switch foldback protection			V _{REG2}	-	V
t _{d(SW)}	delay time switch foldback protection	C = 47 nF; note 6	8	17.6	40	ms
Regulator	1 (I _{REG1} = 5 mA; unless oth	erwise specified)	•			
V _{O(off)}	output voltage off		_	1	400	mV
V _{O(REG1)}	output voltage	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	8.5	9.0	9.5	V
		$12 \text{ V} \le \text{V}_{P} \le 18 \text{ V}$	8.5	9.0	9.5	V
ΔV	line regulation	$12 \text{ V} \le \text{V}_{P} \le 18 \text{ V}$	-	2	75	mV
ΔV_L	load regulation	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	-	20	100	mV
lq	quiescent current	I _{R1} = 600 mA	_	25	60	mA
SVRR	supply voltage ripple rejection	$f_i = 3 \text{ kHz}; V_{i(p-p)} = 2 \text{ V}$	60	70	_	dB
V _d	drop-out voltage	I _{REG1} = 550 mA; V _P = 9.5 V; note 7	-	0.4	0.7	V
I _{REG1m}	current limit	V _{REG1} > 8.5 V; note 8	0.65	1.2	_	A
I _{REG1sc}	short-circuit current	$R_L \le 0.5 \Omega$; note 9	250	800	_	mA
Regulator	2 (I _{REG2} = 5 mA; unless oth	erwise specified)				
V _{O(REG2)}	output voltage	$0.5 \text{ mA} \le I_{REG2} \le 300 \text{ mA}$	4.75	5.0	5.25	V
. ,		$8 \text{ V} \le \text{V}_{\text{P}} \le 18 \text{ V}$	4.75	5.0	5.25	V
		$18 \text{ V} \leq \text{V}_{\text{P}} \leq 50 \text{ V};$ I _{REG2} $\leq 150 \text{ mA}$	4.75	5.0	5.25	V
ΔV	line regulation	$6 \text{ V} \le \text{V}_{\text{P}} \le 18 \text{ V}$	_	2	50	mV
		$6 \text{ V} \le \text{V}_{P} \le 50 \text{ V}$	_	15	75	mV

SYMBOL	MBOL PARAMETER CONDITIONS		MIN.	TYP.	MAX.	UNIT
ΔV_L	load regulation	1 mA ≤ I _{REG2} ≤ 150 mA	-	20	50	mV
		$1 \text{ mA} \le I_{\text{REG2}} \le 300 \text{ mA}$	_	_	100	mV
SVRR	supply voltage ripple rejection	$f = 3 \text{ kHz}; V_{i(p-p)} = 2 \text{ V}$	60	70	-	dB
V _d	drop-out voltage	$I_{REG2} = 100 \text{ mA};$ V _P = 4.75 V; note 7	-	0.4	0.6	V
		$I_{REG2} = 200 \text{ mA};$ V _P = 5.75 V; note 7	-	0.8	1.2	V
		$I_{REG2} = 100 \text{ mA};$ V _{bu} = 4.75 V; note 10	-	0.2	0.5	V
		$I_{REG2} = 200 \text{ mA};$ V _{bu} = 5.75 V; note 10	-	0.8	1.0	V
I _{REG2m}	current limit	V _{REG2} > 4.5 V; note 8	0.32	0.37	_	A
I _{REG2sc}	short-circuit current	$R_L \le 0.5 \Omega$; note 9	20	100	_	mA
Regulator	3 (I _{REG3} = 5 mA; unless oth	erwise specified)	4	AP		
V _{O(off)}	output voltage off		_X. 3	1	400	mV
V _{O(REG3)}	output voltage	$1 \text{ mA} \le I_{\text{REG3}} \le 750 \text{ mA}$	4.75	5.0	5.25	V
-()		$7 \text{ V} \le \text{V}_{P} \le 18 \text{ V}$	4.75	5.0	5.25	V
ΔV	line regulation	7 V ≤ V _P ≤ 18 V	2	2	50	mV
ΔV_L	load regulation	$1 \text{ mA} \le I_{\text{REG3}} \le 750 \text{ mA}$	-	20	100	mV
lq	quiescent current	I _{R3} = 750 mA	-	19	45	mA
SVRR	supply voltage ripple rejection	$f_i = 3 \text{ kHz}; V_{i(p-p)} = 2 \text{ V}$	60	70	_	dB
V _d	drop-out voltage	$I_{REG3} = 500 \text{ mA};$ V _P = 5.75 V; note 7	-	1	1.5	V
I _{REG3m}	current limit	V _{REG3} > 4.5 V; note 8	0.80	0.90	_	А
I _{REG3sc}	short-circuit current	$R_L \le 0.5 \Omega$; note 9	100	400	_	mA
Power swit	tch					·
V _d	drop-out voltage	I _{SW} = 1 A; V _P = 13.5 V; note 11	-	0.45	0.70	V
		I _{SW} = 1.8 A; V _P = 13.5 V; note 11	-	1.0	1.8	V
I _{dc}	continuous current	V _P = 16 V; V _{SW} = 13.5 V	1.8	2.0	_	А
V _{clamp}	clamping voltage	V _P ≥ 17 V	13.5	15.0	16.0	V
I _M	peak current	V _P = 17 V; notes 6, 12, 13	3	-	-	А
V _{fb}	fly back voltage behaviour	I _{SW} = -100 mA	-	V _P + 3	22	V
I _{sc}	short-circuit current	V _P = 14.4 V; V _{SW} < 1.2 V; note 13	-	0.8	-	A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
backup sw	itch			4		
I _{dc}	continuous current		0.3	0.35	-	Α
V _{clamp}	clamping voltage	V _P ≥ 16.7 V	_	-	16	V
l _r	reverse current	V _P = 0 V; V _{bu} = 12.4 V	_	-	900	μA
Schmitt tri	gger for enable input of igr	nition 1				
V _{thr}	rising threshold voltage of ignition 1 input		2.75	3.25	3.75	V
V _{thf}	falling threshold voltage of ignition 1 input		0.8	-	1.3	V
V _{hys}	hysteresis voltage		1.5	_	_	V
I _{LI}	input leakage current	V _{IGN1IN} = 5 V	_	_	1.0	μA
I _{I(clamp)}	input clamping current	V _{IGN1IN} > 50 V	_	-	50	mA
V _{IH(clamp)}	HIGH-level input clamping voltage		VP	a ft	50	V
V _{IL(clamp)}	LOW-level input clamping voltage		-0.6	- cn	0	V
Schmitt tri	gger for power supply of i	pnition 1 🛛 🛛 🔏		U •		·
V _{thr}	rising threshold voltage		6.5	7.0	7.5	V
V _{thf}	falling threshold voltage	note 14	4.0	4.5	5.0	V
Ignition 1 k	ouffer				•	
V _{OL}	LOW-level output voltage	I _{IGN1OUT} = 0 mA	0	0.2	0.8	V
I _{OL}	LOW-level output current	V _{IGN1OUT} ≤ 0.8 V	0.45	0.8	-	mA
I _{LO}	output leakage current	V _{IGN1OUT} = 5 V; V _{IGN1IN} = 0 V	-	-	1.0	μA
t _{PLH}	LOW-to-HIGH propagation time	V _{IGN1IN} rising from 0.8 to 3.75 V	-	-	500	μs
t _{PHL}	HIGH-to-LOW propagation time	V _{IGN1IN} falling from 3.75 to 0.8 V	-	-	500	μs
Schmitt tri	gger for enable input of igr	nition 2	•		•	
V _{thr}	rising threshold voltage of ignition 2 input	V _P > 3.5 V	1.9	2.2	2.5	V
V _{thf}	falling threshold voltage of ignition 2 input	V _P > 3.5 V	1.7	2.0	2.3	V
V _{hys}	hysteresis voltage	V _P > 3.5 V	0.1	0.2	0.5	V
ILI	input leakage current	V _{IGN2IN} = 5 V	-	-	1.0	μA
I _{I(clamp)}	input clamp current	V _{IGN2IN} > 50 V	-	-	50	mA
V _{IH(clamp)}	HIGH-level input clamping voltage		V _P	-	50	V
V _{IL(clamp)}	LOW-level input clamping voltage		-0.6	-	0	V

TDA3618JR

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ignition 2 b	buffer		I	•		I
V _{OL}	LOW-level output voltage	I _{IGN2OUT} = 0 mA	0	0.2	0.8	V
V _{OH}	HIGH-level output voltage	I _{IGN2OUT} = 0 mA	4.5	5.0	5.25	V
I _{OL}	LOW-level output current	$V_{IGN2OUT} \le 0.8 \text{ V}$	0.45	0.8	_	mA
I _{OH}	HIGH-level output current	V _{IGN2OUT} ≥ 4.5 V	-0.45	-2.0	-	mA
I _{LO}	output leakage current (source)	$V_{IGN2OUT} = 5 V;$ $V_{IGN2IN} = 0 V$	-	-	1.0	μA
t _{PLH}	LOW-to-HIGH propagation time	V _{IGN2IN} rising from 1.7 to 2.5 V	-	-	500	μs
t _{PHL}	HIGH-to-LOW propagation time	V _{IGN2IN} falling from 2.5 to 1.7 V	-	-	500	μs

Notes


- 1. Minimum operating voltage, only if V_P has exceeded 6.5 V.
- The quiescent current is measured in the standby mode. Therefore, the enable inputs of regulators 1, 3 and the power switch are grounded and R_{L(REG2)} = ∞ (see Fig.8).


X

- 3. The voltage of the regulator drops as a result of a V_{P} drop. $_$
- 4. The rise and fall times are measured with a 10 k Ω pull-up resistor and a 50 pF load capacitor.
- 5. The delay time depends on the value of the capacitor: $t_d = \frac{C}{\Gamma_{ch}} \times V_{C(th)} = C \times (750 \times 10^3)[s]$
- 6. The delay time depends on the value of the reset delay capacitor:

 $t_{d_high current} = \frac{C}{I_{ch}} \times V_{C(th)} = C \times (375 \times 10^3) [s]$


- 7. The drop-out voltage of regulators 1, 2 and 3 is measured between V_P and REGn.
- 8. At current limit, I_{REGmn} is held constant (see Fig.6 for the behaviour of I_{REGmn}).
- 9. The foldback current protection limits the dissipated power at short circuit (see Fig.6).
- 10. The drop-out voltage measured between BU and REG2.
- 11. The drop-out voltage of the power switch is measured between V_P and SW.
- 12. The maximum output current of the switch is limited to 1.8 A when the supply voltage exceeds 18 V. A test mode is built in. The delay time of the switch is disabled when a voltage of V_P + 1 V is applied to the switch-enable input.
- 13. At short circuit, I_{sc} of the power switch is held constant to a lower value than the continuous current after a delay of at least 10 ms. A test-mode is built in. The delay time of the switch is disabled when a voltage of V_P + 1 V is applied to the switch-enable input.
- 14. $V_{IGN1OUT}$ = LOW for $V_{IGN1OUT}$ > 1.2 V or V_{EN1} > 1.3 V or V_{EN3} > 1.3 V or V_{ENSW} > 1.3 V.





TEST AND APPLICATION INFORMATION

Test information



Application information

NOISE

Table 1Noise figures

REGULATOR	NOISE FIGURE (µV) ⁽¹⁾				
REGULATOR	C_o = 10 μF	C _o = 47 μF	$C_o = 100 \ \mu F$		
1	tbf	150	tbf		
2	tbf	150	tbf		
3	tbf	200	tbf		

Note

1. Measured at a bandwidth of 200 kHz.

The noise on the supply line depends on the value of the supply capacitor and is caused by a current noise (the output noise of the regulators is translated to a current noise by the output capacitors). When a high frequency capacitor of 220 nF in parallel with an electrolytic capacitor of 100 μ F is connected directly to pins 1 and 14 (supply and ground), the noise is minimal.

STABILITY

The regulators are stabilized with the externally connected output capacitors.

The output capacitors can be selected by using the graphs of Figs 9 and 10. When an electrolytic capacitor is used, the temperature behaviour of this output capacitor can cause oscillations at a low temperature. The two examples below show how an output capacitor value is selected.

Example 1


Regulators 1 and 3 are stabilized with an electrolytic output capacitor of 220 μ F (ESR = 0.15 Ω). At –30 °C, the capacitor value is decreased to 73 μ F and the ESR is increased to 1.1 Ω . The regulator remains stable at –30 °C.


Example 2

Regulator 2 is stabilized with a 10 μ F electrolytic capacitor (ESR = 3 Ω). At -30 °C, the capacitor value is decreased to 3 μ F and the ESR is increased to 23.1 Ω . Using Fig.10, the regulator will be instable at -30 °C.

Solution


To avoid problems with stability at low temperatures, the use of tantalum capacitors is recommended. Use a tantalum capacitor of 10 μ F or a larger electrolytic capacitor.





TDA3618JR

PACKAGE OUTLINE



TDA3618JR

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE		SOLDERING METHOD			
FACRAGE		DIPPING	WAVE		
DBS, DIP, HDIP, SDIP, SIL	suitable	60	suitable ⁽¹⁾		

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or

more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.


Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

NOTES





TDA3618JR

1999 Sep 01

NOTES





NOTES





TDA3618JR

Preliminary specification

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510 Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087 Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1999

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Alimendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Uruguay: see South America

Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545002/02/pp24

Date of release: 1999 Sep 01

Document order number: 9397 750 06265

SCA67

Let's make things better.



