SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

- Two Complete PWM Control Circuits
- Outputs Drive MOSFETs Directly
- Oscillator Frequency . . . 50 kHz to 2 MHz
- 3.6-V to 20-V Supply-Voltage Range
- Low Supply Current . . . 3.5 mA Typ
- Adjustable Dead-Time Control, 0% to 100%
- 1.26-V Reference

description

The TL1454A is a dual-channel pulse-width-modulation (PWM) control circuit, primarily intended for low-power, dc/dc converters. Applications include LCD displays, backlight inverters, notebook computers, and other products requiring small, high-frequency, dc/dc converters.

(TOP VIEW) 16 REF СТ RT 2 15 SCP DTC1 [14 DTC2 3 13 N2+ IN1+ [12 N2-IN1 – Π COMP1 11 COMP2 10 V_{CC} GND ουτ1 Γ 9 OUT2

D, N OR PW PACKAGE

Each PWM channel has its own error amplifier, PWM comparator, dead-time control comparator, and MOSFET driver. The voltage reference, oscillator, undervoltage lockout, and short-circuit protection are common to both channels.

Channel 1 is configured to drive n-channel MOSFETs in step-up or flyback converters, and channel 2 is configured to drive p-channel MOSFETs in step-down or inverting converters. The operating frequency is set with an external resistor and an external capacitor, and dead time is continuously adjustable from 0 to 100% duty cycle with a resistive divider network. Soft start can be implemented by adding a capacitor to the dead-time control (DTC) network. The error-amplifier common-mode input range includes ground, which allows the TL1454A to be used in ground-sensing battery chargers as well as voltage converters.

AVAILABLE OPTIONS

		PA	CKAGED DEVICES	†		CUID FORM
TA	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	SSOP (DB)	SOP-EIAJ (NS)	CHIP FORM (Y)
-20°C to 85°C	TL1454ACD	TL1454ACN	TL1454ACPWR	TL1454ACDB	TL1454ACNS	TL1454AY

[†] The D, DB and NS packages are available taped and reeled. Add the suffix R to the device name (e.g., TL1454ACDR). The PW package is available only left-end taped and reeled (indicated by the R suffix on the device type; e.g., TL1454ACPWR).

SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002


functional block diagram **VCC** RT CT |10 2 16 REF 1.26 V Voltage 1.8 V REF 2.5 V To Internal Circuitry GND 7 1.2 V VCC osc **PWM** COMP1 Comparator 1 IN1+ 8 OUT1 IN1-Error **Amplifier 1 PWM** COMP2 11 Comparator 2 IN2+ 13 VCC IN2-Amplifier 2 UVLO 9 OUT2 and SCP Latch SCP Comparator 2 0.65 V 0.65 V SCP Comparator 1 1.27 V 15 3 14 SCP DTC1 DTC2



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

TL1454AY chip information

This device, when properly assembled, displays characteristics similar to the TL1454AC. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



SLVS423 A-MAY 2002 - REVISED SEPTEMBER 2002

theory of operation

reference voltage

A linear regulator operating from V_{CC} generates a 2.5-V supply for the internal circuits and the 1.26-V reference, which can source a maximum of 1 mA for external loads. A small ceramic capacitor (0.047 μ F to 0.1 μ F) between REF and ground is recommended to minimize noise pickup.

error amplifier

The error amplifier generates the error signal used by the PWM to adjust the power-switch duty cycle for the desired converter output voltage. The signal is generated by comparing a sample of the output voltage to the voltage reference and amplifying the difference. An external resistive divider connected between the converter output and ground, as shown in Figure 1, is generally required to obtain the output voltage sample.

The amplifier output is brought out on COMP to allow the frequency response of the amplifier to be shaped with an external RC network to stabilize the feedback loop of the converter. DC loading on the COMP output is limited to $45 \, \mu A$ (the maximum amplifier source current capability).

Figure 1 illustrates the sense-divider network and error-amplifier connections for converters with positive output voltages. The divider network is connected to the noninverting amplifier input because the PWM has a phase inversion; the duty cycle decreases as the error-amplifier output increases.




Figure 1. Sense Divider/Error Amplifier
Configuration for Converters with Positive Outputs

The output voltage is given by:

$$V_{O} = V_{ref} \left(1 + \frac{R1}{R2} \right)$$

where $V_{ref} = 1.26 \text{ V}$.

The dc source resistance of the error-amplifier inputs should be 10 k Ω or less and approximately matched to minimize output voltage errors caused by the input-bias current. A simple procedure for determining appropriate values for the resistors is to choose a convenient value for R3 (10 k Ω or less) and calculate R1 and R2 using:

$$R_1 = \frac{R_3 V_0}{V_0 - V_{ref}}$$

$$R_2 = \frac{R_3 V_0}{V_{ref}}$$



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

error amplifier

R1 and R2 should be tight-tolerance ($\pm 1\%$ or better) devices with low and/or matched temperature coefficients to minimize output voltage errors. A device with a $\pm 5\%$ tolerance is suitable for R3.




Figure 2. Sense Divider/Error Amplifier Configuration for Converters with Negative Outputs

Figure 2 shows the divider network and error-amplifier configuration for negative output voltages. In general, the comments for positive output voltages also apply for negative outputs. The output voltage is given by:

$$V_O = -\frac{R_1 V_{ref}}{R_2}$$

The design procedure for choosing the resistor value is to select a convenient value for R2 (instead of R3 in the procedure for positive outputs) and calculate R1 and R3 using:

$$R_1 = -\frac{R_2 V_0}{V_{ref}}$$

$$R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

Values in the $10-k\Omega$ to $20-k\Omega$ range work well for R2. R3 can be omitted and the noninverting amplifier connected to ground in applications where the output voltage tolerance is not critical.

oscillator

The oscillator frequency can be set between 50 kHz and 2 MHz with a resistor connected between RT and GND and a capacitor between CT and GND (see Figure 3). Figure 6 is used to determine R_T and C_T for the desired operating frequency. Both components should be tight-tolerance, temperature-stable devices to minimize frequency deviation. A 1% metal-film resistor is recommended for R_T , and a 10%, or better, NPO ceramic capacitor is recommended for C_T .




Figure 3. Oscillator Timing



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

dead-time control (DTC) and soft start

The two PWM channels have independent dead-time control inputs so that the maximum power-switch duty cycles can be limited to less then 100%. The dead-time is set with a voltage applied to DTC; the voltage is typically obtained from a resistive divider connected between the reference and ground as shown in Figure 4. Soft start is implemented by adding a capacitor between REF and DTC.

The voltage, V_{DT}, required to limit the duty cycle to a maximum value is given by:

$$V_{DT} = V_{O(max)} - D(V_{O(max)} - V_{O(min)}) - 0.65$$

where $V_{O(max)}$ and $V_{O(min)}$ are obtained from Figure 9, and D is the maximum duty cycle.

Predicting the regulator startup or rise time is complicated because it depends on many variables, including: input voltage, output voltage, filter values, converter topology, and operating frequency. In general, the output will be in regulation within two time constants of the soft-start circuit. A five-to-ten millisecond time constant usually works well for low-power converters.

The DTC input can be grounded in applications where achieving a 100% duty cycle is desirable, such as a buck converter with a very low input-to-output differential voltage. However, grounding DTC prevents the implementation of soft start, and the output voltage overshoot at power-on is likely to be very large. A better arrangement is to omit R_{DT1} (see Figure 4) and choose $R_{DT2} = 47 \text{ k}\Omega$. This configuration ensures that the duty cycle can reach 100% and still allows the designer to implement soft start using C_{SS}.




Figure 4. Dead-Time Control and Soft Start

PWM comparator

Each of the PWM comparators has dual inverting inputs. One inverting input is connected to the output of the error amplifier; the other inverting input is connected to the DTC terminal. Under normal operating conditions, when either the error-amplifier output or the dead-time control voltage is higher than that for the PWM triangle wave, the output stage is set inactive (OUT1 low and OUT2 high), turning the external power stage off.

undervoltage-lockout (UVLO) protection

The undervoltage-lockout circuit turns the output circuit off and resets the SCP latch whenever the supply voltage drops too low (to approximately 2.9 V) for proper operation. A hysteresis voltage of 200 mV eliminates false triggering on noise and chattering.

short-circuit protection (SCP)

The TL1454A SCP function prevents damage to the power switches when the converter output is shorted to ground. In normal operation, SCP comparator 1 clamps SCP to approximately 185 mV. When one of the converter outputs is shorted, the error amplifier output (COMP) will be driven below 1 V to maximize duty cycle and force the converter output back up. When the error amplifier output drops below 1 V, SCP comparator 1 releases SCP, and capacitor, CSCP, which is connected between SCP and GND, begins charging. If the error-amplifier output rises above 1 V before C_{SCP} is charged to 1 V, SCP comparator 1 discharges C_{SCP} and normal operation resumes. If C_{SCP} reaches 1 V, SCP comparator 2 turns on and sets the SCP latch, which turns off the output drives and resets the soft-start circuit. The latch remains set until the supply voltage is lowered to 2 V or less, or C_{SCP} is discharged externally.



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

short-circuit protection (SCP) (continued)

The SCP time-out period must be greater than the converter start-up time or the converter will not start. Because high-value capacitor tolerances tend to be $\pm 20\%$ or more and IC resistor tolerances are loose as well, it is best to choose an SCP time-out period 10-to-15 times greater than the converter startup time. The value of C_{SCP} may be determined using Figure 6, or it can be calculated using:

$$C_{SCP} = \frac{T_{SCP}}{80.3}$$

where C_{SCP} is in μF and T_{SCP} is the time-out period in ms.

output stage

The output stage of the TL1454A is a totem-pole output with a maximum source/sink current rating of 40 mA and a voltage rating of 20 V. The output is controlled by a complementary output AND gate and is turned on (sourcing current for OUT1, sinking current for OUT2) when all the following conditions are met: 1) the oscillator triangle wave voltage is higher than both the DTC voltage and the error-amplifier output voltage, 2) the undervoltage-lockout circuit is inactive, and 3) the short-circuit protection circuit is inactive.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	23 V
Error amplifier input voltage: IN1+, IN1-, IN2+, IN2	
Output voltage: OUT1, OUT2	
Continuous output current: OUT1, OUT2	±200 mA
Peak output current: OUT1, OUT2	
Continuous total dissipation	
Operating free-air temperature range, T _A : C suffix	–20°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
DB	1000 mW	8.0 mW/°C	640 mW	520 mW
N	1250 mW	10.0 mW/°C	800 mW	650 mW
NS	1953 mW	15.6 mW/°C	1250 mW	1015 mW
PW	500 mW	4.0 mW/°C	320 mW	260 mW

SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

recommended operating conditions

				MIN	MAX	UNIT
Supply voltage, V _{CC}				3.6	20	V
Error amplifier common-mode input volta	age			-0.2	1.45	V
Output voltage, VO					20	V
Output current, IO					±40	mA
COMP source current					-45	μΑ
COMP sink current					100	μΑ
Reference output current					1	mA
COMP dc load resistance				100		kΩ
Timing capacitor, C _T				10	4000	pF
Timing resistor, R _T		5.1	100	kΩ		
Oscillator frequency				50	2000	kHz
Operating free-air temperature, TA	TL1	54AC		-20	85	°C

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, f_{osc} = 500 kHz (unless otherwise noted)

reference

	DADAMETED	TEST CONDITIONS		TL1454A			LINUT
	PARAMETER	LEST CONDITION	VS.	MIN	TYP	MAX	UNIT
V.	Output voltage REE	$I_O = 1 \text{ mA},$	Γ _A = 25°C	1.22	1.26	1.32	
V _{ref}		I _O = 1 mA		1.20			V
	Input regulation	$V_{OC} = 3.6 \text{ V to } 20 \text{ V},$	O = 1 mA		2	6	mV
	Output regulation	I _O = 0.1 mA to 1 mA			1	7.5	mV
	Output voltage change with temporature	$T_A = T_{A(min)}$ to 25°C,	O = 1 mA	-12.5	-1.25	12.5	mV
	Output voltage change with temperature	$T_A = 25^{\circ}C \text{ to } 85^{\circ}C,$ I	O = 1 mA	-12.5	-2.5	12.5	IIIV
los	Short-circuit output current	V _{ref} = 0 V			30		mA

undervoltage lockout (UVLO)

PARAMETER		TEST SOMBITIONS	TL1454A			LINUT
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going threshold voltage			2.9		V
VIT-	Negative-going threshold voltage	T _A = 25°C		2.7		V
V _{hys}	Hysteresis, V _{IT+} – V _{IT}		100	200		mV

short-circuit protection (SCP)

	DADAMETED	TEST COMPLETIONS	Т			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT	Input threshold voltage	T _A = 25°C	0.93	1	1.07	V
V _{stby} †	Standby voltage			185	230	mV
V _I (latched)	Latched-mode input voltage	No pullup		60	120	mV
VIT(COMP)	Comparator threshold voltage	COMP1, COMP2		1		V
	Input source current	$T_A = 25^{\circ}C$, $V_{O(SCP)} = 0$	-5	-15	-20	μΑ

[†] This symbol is not presently listed within EIA/JEDEC standards for semiconductor symbology.



TL1454A, TL1454AY **DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM)** CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, f_{osc} = 500 kHz (unless otherwise noted) (continued)

oscillator

	2.2.445752	TEOT 0011	DITIONS	TL1454A			
	PARAMETER	IEST CON	TEST CONDITIONS			MAX	UNIT
fosc	Frequency	C _T = 120 pF,	$R_T = 10 \text{ k}\Omega$		500		kHz
	Standard deviation of frequency				50		kHz
	Frequency change with voltage	V _{CC} = 3.6 V to 20 V	, T _A = 25°C		10		kHz
		$T_A = T_{A(min)}$ to 25°C			-2	±30	1-11-
	Frequency change with temperature	$T_A = 25^{\circ}C \text{ to } 85^{\circ}C$		-10 ±3		±30	kHz
	Maximum ramp voltage				1.8		V
	Minimum ramp voltage				1.1		V

dead-time control (DTC)

	DADAMETED	TEGT COMPLETIONS	Т			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	Input threshold voltage	Duty cycle = 0%	0.98	1.1	1.22	V
VIT		Duty cycle = 100%	0.38	0.5	0.62	
V _I (latched)	Latched-mode input voltage	7 3º		1.2		V
I _{IB}	Common-mode input bias current	DTC1, IN1+ ≈ 1.2 V			4	μΑ
	Latched-mode (source) current	T _A = 25°C		-100		μΑ

error-amplifier

			TL1454A			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage				6	mV
lio	Input offset current	$V_0 = 1.25 \text{ V}, V_{IC} = 1.25 \text{ V}$			100	nA
I _{IB}	Input bias current			-160	-500	nA
VICR	Input voltage range	V _{CC} = 3.6 V to 20 V	-0.2 to 1.40			V
Ay	Open-loop voltage gain	R _{FB} = 200 kΩ	70	80		dB
	Unity-gain bandwidth			3		MHz
CMRR	Common-mode rejection ratio		60	80		dB
V _{OM(max)}	Positive output voltage swing		2.3	2.43		W
VOM(min)	Negative output voltage swing			0.63	8.0	>
l _{O+}	Output sink current	$V_{ID} = -0.1 \text{ V}, V_{O} = 1.20 \text{ V}$	0.1	0.5		mA
IO-	Output source current	$V_{ID} = 0.1 \text{ V}, \qquad V_{O} = 1.80 \text{ V}$	-45	-70		μΑ

output

	DADAMETED	TEGT CONDITIONS	TL14			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_O = -8 \text{ mA}$	V _{CC} -2	4.5		
V _{OH}	High level output valte as	$I_O = -8 \text{ mA } @ V_{CC} = >10 \text{ V}$	V _{CC} -2.3 V			V
	High-level output voltage	$I_O = -40 \text{ mA}$	V _{CC} -2	4.4		V
		$I_O = 40 \text{ mA } @ V_{CC} = >10 \text{ V}$	V _{CC} -2.3 V			
V	Lave lavel and out valle as	IO = 8 mA		0.1	0.4	
VOL	Low-level output voltage	I _O = 40 mA		1.8	2.5	V
t _{rv}	Output voltage rise time	C. = 2000 pE T. = 25°C		220		ns
t _{fV}	Output voltage fall time	$C_L = 2000 \text{ pF}, T_A = 25^{\circ}\text{C}$		220		115



TL1454A, TL1454AY **DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM) CONTROL CIRCUIT** SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, f_{OSC} = 500 kHz (unless otherwise noted) (continued)

supply current

	PARAMETER		TEGT CONDITIONS		TL1454A		
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I _{CC(stby)}	Standby supply current	RT open, CT = 1.5 V, No load, VO (COMP1, COMP2) = 1.25 V,			3.1	6	mA
ICC(average)	Average supply current		C _T = 120 pF, Outputs open		3.5	7	mA

electrical characteristics, V_{CC} = 6 V, f_{OSC} = 500 kHz, T_A = 25°C (unless otherwise noted)

reference

2424455		TEGE CONDITIONS	Τι			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Output voltage, REF	$I_O = 1 \text{ mA}$		1.26		V
	Input regulation	$V_{OC} = 3.6 \text{ V to } 20 \text{ V}, \qquad I_{O} = 1 \text{ mA}$		2		mV
	Output regulation	I _O = 0.1 mA to 1 mA		1		mV
	Output valence change with temperature	I _O = 1 mA		-1.25		\/
Output voltage change with temperature		I _O = 1 mA -2.5				mV
los	Short-circuit output current	V _{ref} = 0 V		30		mA

undervoltage lockout (UVLO)

PARAMETER			TEST COMPITIONS		TL1454AY			LINUT
		IEST CON		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going threshold voltage					2.9		V
VIT-	Negative-going threshold voltage					2.7		V
V _{hys}	Hysteresis, V _{IT+} – V _{IT} –					200		mV

short-circuit protection (SCP)

PARAMETER		TEST COMPLETIONS	TI			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT}	Input threshold voltage			1		V
∨ _{stby} †	Standby voltage	No multim		185		mV
V _I (latched)	Latched-mode input voltage	No pullup		60		mV
VIT(COMP)	Comparator threshold voltage	COMP1, COMP2		1		V
	Input source current	$V_{O(SCP)} = 0$		-15		μΑ

[†] This symbol is not presently listed within EIA/JEDEC standards for semiconductor symbology.

oscillator

PARAMETER		TEGT CONDITIONS	TL1454AY			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Frequency	$C_T = 120 \text{ pF}, \qquad R_T = 10 \text{ k}\Omega$		500		kHz
	Standard deviation of frequency			50		kHz
	Frequency change with voltage	V _{CC} = 3.6 V to 20 V		10		kHz
	Fragues and a honge with temperature	$T_A = T_{A(min)}$ to $25^{\circ}C$		-2		kHz
Frequency change with temperature		$T_A = 25^{\circ}C \text{ to } 85^{\circ}C$		-10		KΠZ
	Maximum ramp voltage			1.8		V
	Minimum ramp voltage			1.1		V



TL1454A, TL1454AY **DUAL-CHANNEL PULSE-WIDTH-MODULATION (PWM)** CONTROL CIRCUIT SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

electrical characteristics, V_{CC} = 6 V, f_{osc} = 500 kHz, T_A = 25°C (unless otherwise noted) (continued) dead-time control (DTC)

PARAMETER		TEGT CONDITIONS	TL1454AY			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Duty cycle = 0%	1.1 0.5			V
V _{IT}	Input threshold voltage	Duty cycle = 100%				V
V _I (latched)	Latched-mode input voltage			1.2		V
	Latched-mode (source) current			-100		μА

error-amplifier

PARAMETER		TEST COMPLETIONS	TL1454AY	
		TEST CONDITIONS	MIN TYP MAX	UNIT
I _{IB}	Input bias current	$V_O = 1.25 \text{ V}, \qquad V_{IC} = 1.25 \text{ V}$	-160	nA
Ay	Open-loop voltage gain	R _{FB} = 200 kΩ	80	dB
	Unity-gain bandwidth		3	MHz
CMRR	Common-mode rejection ratio	A	80	dB
V _{OM(max)}	Positive output voltage swing	- A 75	2.43	
VOM(min)	Negative output voltage swing	34 34	0.63	V
I _{O+}	Output sink current	$V_{ID} = -0.1 \text{ V}, \qquad V_{O} = 1.20 \text{ V}$	0.5	mA
I _O -	Output source current	$V_{ D} = 0.1 \text{ V}, \qquad V_{O} = 1.80 \text{ V}$	-70	μΑ

output

PARAMETER				TL1454A\		
			TEST CONDITIONS	MIN TYP	MAX	UNIT
V	M. High land order to the control of		$I_O = -8 \text{ mA}$	4.5		V
Vон	High-level output voltage		$I_O = -40 \text{ mA}$	4.4]
		-	$I_O = 8 \text{ mA}$	0.1		V
VOL	Low-level output voltage		$I_O = 40 \text{ mA}$	1.8		V
t _{rv}	Output voltage rise time		220			ne
tfV	Output voltage fall time		- C _L = 2000 pF	220		ns

supply current

PARAMETER		TEST CONDITIONS	TL1454AY			TILLI
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC(stby)}	Standby supply current	RT open, $CT = 1.5 \text{ V}$, No load, V_O (COMP1, COMP2) = 1.25 V,		3.1		mA
I _{CC(average)}	Average supply current	$R_T = 10 \text{ k}\Omega,$ $C_T = 120 \text{ pF},$ 50% duty cycle, Outputs open		3.5		mA



SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

PARAMETER MEASUREMENT INFORMATION





Figure 5. Timing Diagram





OSCILLATOR PERIOD TIMING CAPACITANCE 102 VCC = 6 V $R_T = 5.1 \text{ k}\Omega$ T_A = 25°C t - Oscillation Period - µs 101 100 100 102 103 104 105 CT - Timing Capacitance - pF

Figure 6

530

520

510

500

490

480

-50

fosc - Oscillator Frequency - kHz

C_T = 120 pF



50

100 T_A - Free-Air Temperature - °C

PWM TRIANGLE WAVEFORM AMPLITUDE

Figure 7




Figure 8 Figure 9




Figure 10




Figure 12





Figure 11

SCP LATCH RESET VOLTAGE

FREE-AIR TEMPERATURE 3.5 V_{CC} = 6 V A graph of the set of the

Figure 13






DUTY CYCLE DTC INPUT VOLTAGE 120 VCC = 6 VC_T = 120 pF $R_T = 10 \text{ k}\Omega$ 100 T_A = 25°C 80 Duty Cycle - % 60 40 0.25 0.75 1.25 1.5 V_{I(DTC)} - DTC Input Voltage - V

Figure 14

ERROR-AMPLIFIER MAXIMUM OUTPUT VOLTAGE



ERROR-AMPLIFIER MINIMUM OUTPUT VOLTAGE

Figure 15






Figure 17





ERROR-AMPLIFIER POSITIVE OUTPUT VOLTAGE SWING




Figure 21

HIGH-LEVEL OUTPUT VOLTAGE

OUTPUT CURRENT




Figure 22

HIGH-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE




Figure 23

LOW-LEVEL OUTPUT VOLTAGE

TYPICAL CHARACTERISTICS

80

Figure 24

LOW-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE

I_{OL} – Low-Level Output Current – mA

0

Figure 26

T_A - Free-Air Temperature - °C

LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE




Figure 25

AVERAGE SUPPLY CURRENT vs




Figure 27



STANDBY SUPPLY CURRENT **SUPPLY VOLTAGE** VCC = 6 VRT = Open CT = 1.5 V ICC(stby)- Standby Supply Current - mA **COMP1, COMP2 = 1.25 V** No Load T_A = 25°C 3 0 25 5 10 15 20 V_{CC} - Supply Voltage - V

STANDBY SUPPLY CURRENT vs FREE-AIR TEMPERATURE





Figure 28

Figure 29







Figure 31

SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

TYPICAL CHARACTERISTICS

REFERENCE VOLTAGE FREE-AIR TEMPERATURE






SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Four center pins are connected to die mount pad

E. Falls within JEDEC MS-012


SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001)




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




SLVS423 A- MAY 2002 - REVISED SEPTEMBER 2002

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.



PACKAGE OPTION ADDENDUM

22-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
TL1454ACD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TL1454ACDB	ACTIVE	SSOP	DB	16	80	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TL1454ACDBR	ACTIVE	SSOP	DB	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TL1454ACDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TL1454ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TL1454ACNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TL1454ACPW	ACTIVE	TSSOP	PW	16	90	None	CU NIPDAU	Level-1-220C-UNLIM
TL1454ACPWR	ACTIVE	TSSOP	PW	16	2000	None	CU NIPDAU	Level-1-220C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): To defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated