SLLS053C - MAY 1989 - REVISED AUGUST 1999

- Integrates Most Communications Card Functions From the IBM PC/AT™ or Compatibles With Single- or Dual-Channel Serial Ports
- TL16C451 Consists of One TL16C450 Plus Centronix Printer Interface
- TL16C452 Consists of Two TL16C450s Plus a Centronix-Type Printer Interface
- Fully Programmable Serial Interface Characteristics:
 - 5-, 6-, 7-, or 8-Bit Characters
 - Even-, Odd-, or No-Parity Bit Generation and Detection
 - 1-, 1 1/2-, or 2 Stop-Bit Generation
 - Programmable Baud Rate (dc to 256 kbit/s)
- Fully Double Buffered for Reliable Asynchronous Operation

description

The TL16C451 and TL16C452 provide single- and dual-channel (respectively) serial interfaces along with a single Centronix-type parallel-port interface. The serial interfaces provide a serial-to-parallel conversion for data received from a peripheral device or modem and a parallel-to-serial conversion for data transmitted by a CPU. The parallel interface provides a bidirectional parallel data port that fully conforms to the requirements for a Centronix-type printer interface. A CPU can read the status of the asynchronous communications element (ACE) interfaces at any point in the operation. The status includes the state of the modem signals (CTS, DSR, RLSD, and RI) and any changes to these signals that have occurred since the last time they were read, the state of the transmitter and receiver including errors detected on received data, and printer status. The TL16C451 and TL16C452 provide control for modem signals (RTS and DTR), interrupt enables, baud rate programming, and parallel-port control signals.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM PC/AT is a trademark of International Business Machines Corporation.



SLLS053C - MAY 1989 - REVISED AUGUST 1999



NC - No internal connection




SLLS053C - MAY 1989 - REVISED AUGUST 1999

TL16C452...FN PACKAGE (TOP VIEW) PE BUSY SLCT VCC ERROI SIN1 GND LPTOE 5 3 2 1 68 67 66 65 64 63 62 61 SOUT1 10 60 INT1 DTR1] 11 59 INT2 RTS1 12 58 SLIN CTS1 13 57 INIT DB0 14 AFD 56 DB1 15 55 STB DB2 16 54 **GND** DB3 17 53 PD0 DB4 18 52 PD1 DB5 19 PD2 51 DB6 20 50 PD3 DB7 21 49 PD4 GND 22 PD5 48 PD6 V_{CC} 23 RTS0 24 PD7 46 DTR0 25 45 INT0 SOUTO 26 44 BDO ; 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 SINO



SLLS053C - MAY 1989 - REVISED AUGUST 1999

TL16C451 functional block diagram





SLLS053C - MAY 1989 - REVISED AUGUST 1999

Terminal Functions

| TERMIN | NAL | | |
|-------------------------|----------------|-----|---|
| NAME† | NO. | 1/0 | DESCRIPTION |
| A0 A1 A2 | 35 34 33 | I | Register select. A0, A1, and A2 are used during read and write operations to select the register to read from or write to. Refer to Table 1 for register addresses, also refer to the chip select signals (CS0, CS1, CS2). |
| ACK | 68 | I | Printer acknowledge. ACK goes low to indicate that a successful data transfer has taken place. It generates a printer port interrupt during its positive transition. |
| ĀFD | 56 | I/O | Printer autofeed. AFD is an open-drain line that provides the printer with a low signal when continuous-form paper is to be autofed to the printer. An internal pullup is provided. |
| BDO | 44 | 0 | Bus buffer output. BDO is active (high) when the CPU is reading data. When active, this output can disable an external transceiver. |
| BUSY | 66 | I | Printer busy. BUSY is an input line from the printer that goes high when the printer is not ready to accept data. |
| CLK | 4 | I/O | External clock. CLK connects the ACE to the main timing reference. |
| CS0 CS1 [VCC] CS2 | 32 3 38 | I | Chip selects. Each chip select enables read and write operations to its respective channel. CS0 and CS1 select serial channels 0 and 1, respectively, and CS2 selects the parallel port. |
| CTS0 CTS1 [GND] | 28 13 | I | Clear to send. CTSx is an active-low modem status signal. Its state can be checked by reading bit 4 (CTS) of the modem status register. Bit 0 (DCTS) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when CTSx changes state, an interrupt is generated. |
| DB0 – DB7 | 14 – 21 | I/O | Data bus. Eight 3-state data lines provide a bidirectional path for data, control, and status information between the TL16C451/TL16C452 and the CPU. DB0 is the least significant bit (LSB). |
| DSR0 DSR1 [GND] | 31 5 | ı | Data set ready. DSRx is an active-low modem status signal. Its state can be checked by reading bit 5 (DSR) of the modem status register. Bit 1 (DDSR) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when the DSRx changes state, an interrupt is generated. |
| DTR0 DTR1 [NC] | 25 11 | 0 | Data terminal ready. DTRx, when active (low), informs a modem or data set that the ACE is ready to establish communication. DTRx is placed in the active state by setting the DTR bit of the modem control register. DTRx is placed in the inactive state either as a result of a reset or during loop mode operation or clearing bit 0 (DTR) of the modem control register. |
| ERROR | 63 | ì | Printer error. ERROR is an input line from the printer. The printer reports an error by holding this line low during the error condition. |
| INIT | 57 | I/O | Printer initialize. INIT is an open-drain line that provides the printer with a signal that allows the printer initialization routine to be started. An internal pullup is provided. |
| INT0 INT1 [NC] | 45 60 | 0 | Interrupt. INTx is an active-high 3-state output that is enabled by bit 3 of the MCR. When active, INTx informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data is available, the transmitter holding register is empty, and an enabled modem status interrupt. The INTx output is reset (low) either when the interrupt is serviced or as a result of a reset. |
| INT2 | 59 | 0 | Printer port interrupt. INT2 is an active-high 3-state output generated by the positive transition of ACK. It is enabled by bit 4 of the write control register. |
| ĪOR | 37 | I | Data read strobe. When IOR input is active (low) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register. |
| ĪOW | 36 | I | Data write strobe. When IOW input is active (low) while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register. |
| <u>IPTOE</u> | 1 | I | Parallel data output enable. When low, LPTOE enables the write data register to the PD0-PD7 lines. A high puts the PD0-PD7 lines in the high-impedance state allowing them to be used as inputs. LPTOE is usually tied low for printer operation. |

[†] Names shown in brackets are for the TL16C451.



SLLS053C - MAY 1989 - REVISED AUGUST 1999

Terminal Functions (continued)

| TERMINAL | | | DESCRIPTION |
|----------------------|--------------------------------|-----|---|
| NAME† | NO. | I/O | DESCRIPTION |
| PD0-PD7 | 53-46 | I/O | Parallel data bits (0-7). These eight lines provide a byte-wide input or output port to the system. The eight lines are held in a high-impedance state when LPTOE is high. |
| PE | 67 | - | Printer paper empty. This is an input line from the printer that goes high when the printer runs out of paper. |
| RESET | 39 | _ | Reset. When active (low), RESET clears most ACE registers and sets the state of various output signals. Refer to Table 2. |
| RIO RI1 [GND] | 30 6 | I | Ring indicator. \overline{RIx} is an active-low modem status signal. Its state can be checked by reading bit 6 (RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates that the \overline{RIx} input has transitioned from a low to a high state since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated. |
| RLSD0 RLSD1 [GND] | 29 8 | I | Receive line signal detect. RLSDx is an active-low modem status signal. Its state can be checked by reading bit 7 of the modem status register. Bit 3 (DRLSD) of the modem status register indicates that this signal has changed states since the last read from the modem status register. If the modem status interrupt is enabled when RLSDx changes state, an interrupt is generated. This bit is low when a data carrier is detected. |
| RTS0 RTS1 [NC] | 24 12 | 0 | Request to send. When active (low), RTSx informs the modem or data set that the ACE is ready to transmit data. RTSx is set to its active state by setting the RTS modem control register bit and is set to its inactive (high) state either as a result of a reset or during loop mode operations or by clearing bit 1 (RTS) of the modem control register. |
| SIN0 SIN1 [GND] | 41 62 | I | Serial input. SINx is a serial data input from a connected communications device. |
| SLCT | 65 | ı | Printer selected. SLCT is an input line from the printer that goes high when the printer has been selected. |
| SLIN | 58 | I/O | Printer select. SLIN is an open-drain line that selects the printer when it is active (low). An internal pullup is provided on this line. |
| SOUT0 SOUT1 [NC] | 26 10 | I | Serial output. SOUTx is a composite serial data output to a connected communication device. SOUTx is set during a reset. |
| STB | 55 | I/O | Printer strobe. STB is an open-drain line that provides communication synchronization between the TL16C451/TL16C452 and the printer. When it is active (low), it provides the printer with a signal to latch the data currently on the parallel port. An internal pullup is provided on this line. |
| VCC | 23,40, 64 | | 5-V supply voltage |
| GND | 2,7,9 22,27,42, 43,54,61 | | Supply common |

[†] Names shown in brackets are for the TL16C451.



SLLS053C - MAY 1989 - REVISED AUGUST 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} (see Note 1) | |
|--|----------------|
| Input voltage range at any input, V ₁ | 0.5 V to 7 V |
| Output voltage range, V _O | 0.5 V to 7 V |
| Continuous total power dissipation | 1100 mW |
| Operating free-air temperature range, T _A | 0°C to 70°C |
| Storage temperature range, T _{stq} | -65°C to 150°C |
| Case temperature for 10 seconds, T _C | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|------|-----|------|------|
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| High-level Input voltage, VIH | 2 | | VCC | V |
| Low-level Input voltage, V _{IL} | -0.5 | | 0.8 | V |
| Operating free-air temperature, T _A | 0 | | 70 | °C |

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|------------------|-------------------------------|--|-----|------------------|-----|------|
| VOH | High-level output voltage | I _{OH} = -0.4 mA on DB0-DB7 I _{OH} = -2 mA to 4 mA on PD0-PD7 I _{OH} = -0.2 mA on INIT, AFD, STB, and SLIN I _{OH} = -0.2 mA on all other outputs | 2.4 | | | ٧ |
| VOL | Low-level output voltage | I _{OL} = 4 mA on DB0-DB7 I _{OL} = 12 mA on PD0-PD7 I _{OL} = 10 mA on INIT, AFD, STB, and SLIN (see Note 2) I _{OL} = 2 mA on all other outputs | | | 0.4 | V |
| l _{lkg} | Input leakage current | $V_{CC} = 5.25 \text{ V},$ $V_{SS} = 0,$ $V_{I} = 0 \text{ to } 5.25 \text{ V},$ All other terminals floating | | | ±10 | μΑ |
| l _{oz} | High-impedance output current | $V_{CC} = 5.25 \text{ V},$ $V_{SS} = 0,$ $V_{O} = 0$ to 5.25 V, Chip selected and in write mode, or chip deselected | | | ±20 | μΑ |
| Icc | Supply current | $\begin{array}{l} \text{V}_{\text{CC}} = 5.25 \text{ V}, & \text{V}_{\text{SS}} = 0, \\ \text{SIN, DSR, RLSD, CTS, and RI at 2 V,} \\ \text{All other inputs at 0.8 V,} & \text{XTAL1 at 4 MHz,} \\ \text{No load on outputs,} & \text{Baud rate} = 50 \text{ kbit/s} \end{array}$ | | | 10 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

system timing requirements over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | MIN MAX | UNIT |
|-------------------------------------|-------------------------|--------|---------|------|
| t _{CR} Cycle time, read (t | $w_7 + t_{d8} + t_{d9}$ | | 175 | ns |



NOTE 1: All voltage values are with respect to GND.

NOTE 2: INIT, AFD, STB, and SLIN are open-collector output terminals that each have an internal pullup to V_{CC}. This generates a maximum of 2 mA of internal I_{OL} per terminal. In addition to this internal current, each terminal sinks at least 10 mA while maintaining the V_{OL} specification of 0.4 V maximum.

SLLS053C - MAY 1989 - REVISED AUGUST 1999

| t _{cW} | Cycle time, write (t _{w6} + t _{d5} + t _{d6}) | | 175 | ns |
|------------------|---|-----|------|----|
| t _{w1} | Pulse duration, clock↑ | 1 | 50 | ns |
| t _{w2} | Pulse duration, clock↓ | 1 | 50 | ns |
| t _{w5} | Pulse duration, write strobe (IOW)↑ | 2 | 80 | ns |
| t _{w6} | Pulse duration, read strobe $(\overline{IOR}) \downarrow$ | 3 | 80 | ns |
| twRST | Pulse duration, reset | | 1000 | ns |
| t _{su1} | Setup time, address (A0 – A2) valid before $\overline{\text{IOW}}$ ↓ | 2,3 | 15 | ns |
| t _{su2} | Setup time, chip select $\overline{(CSx)}$ valid before $\overline{IOW} \downarrow$ | 2,3 | 15 | ns |
| t _{su3} | Setup time, data (D0 – D7) valid before IOW↑ | 2 | 15 | ns |
| t _{h1} | Hold time, address (A0 – A2) valid after IOW↑ | 2,3 | 20 | ns |
| t _{h2} | Hold time, chip select (CSx) valid after IOW↑ | 2,3 | 20 | ns |
| th3 | Hold time, data (D0 − D7) valid before IOW↑ | 2 | 15 | ns |
| t _{d3} | Delay time, write cycle ($\overline{\text{IOW}}$)↑ to $\overline{\text{IOW}}$ ↓ | 2 | 80 | ns |
| t _{d4} | Delay time, read cycle (IOR)↑ to IOR↓ | 3 | 80 | ns |

system switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|-----------------|---|--------|-------------------------|-----|-----|------|
| t _{d5} | Delay time, data (D0 – D7) valid before read (IOR)↑ | 3 | C _L = 100 pF | | 60 | ns |
| t _{d6} | Delay time, floating data (D0 – D7) valid after read (IOR)↑ | 3 | C _L = 100 pF | 0 | 60 | ns |
| tdis(R) | Read to driver disable, IOR↓ to BD0↓ | 3 | C _L = 100 pF | | 60 | ns |

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|-----------------|--|--------|-------------------------|-----|-----|-------------|
| t _{d7} | Delay time, RCLK↑ to sample clock↑ | 4 | | | 100 | ns |
| t _{d8} | Delay time, stop (sample clock)↑ to set interrupt (INTRPT)↑ | 4 | | 1 | 1 | RCLK cycles |
| t _{d9} | Delay time, read RBR/LSR (IOR)↑ to reset interrupt (INTRPT)↓ | 4 | C _L = 100 pF | | 140 | ns |

transmitter switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|------------------|---|--------|-------------------------|-----|-----|----------------|
| ^t d10 | Delay time, initial write THR $(\overline{\text{IOW}}) \uparrow$ to transmit start (SOUT) \downarrow | 5 | | 8 | 24 | baudout cycles |
| ^t d11 | Delay time, stop (SOUT) low to interrupt (INTRPT)↑ | 5 | | 8 | 8 | baudout cycles |
| t _{d12} | Delay time, write THR $(\overline{\text{IOW}}) \downarrow$ to reset interrupt (INTRPT) low | 5 | C _L = 100 pF | | 140 | ns |
| ^t d13 | Delay time, initial write $(\overline{\text{IOW}})^{\uparrow}$ to THRE interrupt (INTRPT) $^{\uparrow}$ | 5 | | 16 | 32 | baudout cycles |
| ^t d14 | Delay time, read IIR (IOR)↑ to reset THRE interrupt (INTRPT) low | 5 | C _L = 100 pF | | 140 | ns |

modem control switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | TEST CONDITIONS | MIN MAX | UNIT |
|------------------|---|--------|-------------------------|---------|------|
| t _{d15} | Delay time, write MCR (IOW)↑ to output (RTS, DTS)↓↑ | 6 | C _L = 100 pF | 100 | ns |




SLLS053C - MAY 1989 - REVISED AUGUST 1999

| t _{d16} | Delay time, modem input (CTS, DSR, RLSD)↑ to set interrupt (INTRPT) high | 6 | C _L = 100 pF | 170 | ns |
|------------------|--|---|-------------------------|-----|----|
| td17 | Delay time, read MSR (IOR)↑ to reset interrupt (INTRPT) low | 6 | C _L = 100 pF | 140 | ns |

parallel port switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| | PARAMETER | FIGURE | TEST CONDITIONS | MIN MAX | UNIT |
|------------------|---|--------|-------------------------|---------|------|
| t _{d18} | Delay time, write parallel port control (SLIN, AFD, STB, INIT)↓↑ to output (IOW) high | 7 | C _L = 100 pF | 60 | ns |
| t _{d19} | Delay time, write parallel port data (P0 – P7)↓↑ to output (IOW) high | 7 | C _L = 100 pF | 60 | ns |
| t _{d20} | Delay time, output enable to data, PD0 – PD7 valid after LPTOE↓ | 7 | C _L = 100 pF | 60 | ns |
| t _{d21} | Delay time, ACK↓↑ to INT2↓↑ | 7 | C _L = 100 pF | 100 | ns |

PARAMETER MEASUREMENT INFORMATION



NOTE A: BAUDOUT is an internally generated signal used in the receiver and transmitter circuits to synchronize data.

Figure 1. Baud Generator Timing Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 2. Write Cycle Timing Waveforms




Figure 3. Read Cycle Timing Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Timing Waveforms




Figure 5. Transmitter Timing Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 6. Modem Control Timing Waveforms




Figure 7. Parallel Port Timing Waveforms



APPLICATION INFORMATION




Figure 8. Basic TL16C451 Test Configuration




Figure 9. Basic TL16C452 Test Configuration

PRINCIPLES OF OPERATION

Table 1. Register Selection

| DLAB† | A2 | A1 | A0 | REGISTER |
|-------|----|----|----|--|
| 0 | L | L | L | Receiver buffer (read), transmitter holding register (write) |
| 0 | L | L | Н | Interrupt enable register |
| Х | L | Н | L | Interrupt identification register (read only) |
| Х | L | Н | Н | Line control register |
| Х | Н | L | L | Modem control register |
| Х | Н | L | Н | Line status register |
| Х | Н | Н | L | Modem status register |
| Х | Н | Н | Н | Scratch register |
| 1 | L | L | Ĺ | Divisor latch (LSB) |
| 1 | L | L | Н | Divisor latch (MSB) |

[†] The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 3).

| Table 2. ACE Reset Functions | | | | | | | | |
|---|-----------------------------|--|--|--|--|--|--|--|
| REGISTER/SIGNAL | RESET CONTROL | RESET STATE | | | | | | |
| Interrupt enable register | RESET | All bits cleared (0-3 forced and 4-7 permanent) | | | | | | |
| Interrupt identification register | RESET | Bit 0 is set, bits 1 and 2 are cleared, and bits 3-7 are permanently cleared | | | | | | |
| Line control register | RESET | All bits cleared | | | | | | |
| Modem control register | RESET | All bits cleared | | | | | | |
| Line status register | RESET | Bits 5 and 6 are set, all other bits are cleared | | | | | | |
| Modem status register | RESET | Bits 0-3 are cleared, bits 4-7 are input signals | | | | | | |
| SOUT | RESET | High | | | | | | |
| INTRPT (receiver error flag) | Read LSR/RESET | Low | | | | | | |
| INTRPT (received data available) | Read RBR/RESET | Low | | | | | | |
| INTRPT (transmitter holding register empty) | Read IIR/Write THR/RESET | Low | | | | | | |
| INTRPT (modem status changes) | Read MSR/RESET | Low | | | | | | |
| OUT2 (interrupt enable) | RESET | High | | | | | | |
| RTS | RESET | High | | | | | | |
| DTR | RESET | High | | | | | | |
| OUT1 | RESET | High | | | | | | |
| Scratch register | RESET | No effect | | | | | | |
| Divisor latch (LSB and MSB) registers | RESET | No effect | | | | | | |
| Receiver buffer registers | RESET | No effect | | | | | | |
| Transmitter holding registers | RESET | No effect | | | | | | |

SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

accessible registers

The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 3. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers are given in Table 3.

Table 3. Summary of Accessible Registers

| | REGISTER ADDRESS | | | | | | | | | | |
|------------|--|---|--|---|---|------------------------------------|---|---|---------------------|---------------------------|----------------|
| | O DLAB = 0 | O DLAB = 0 | 1 DLAB = 0 | 2 | 3 | 4 | 5 | 6 | 7 | O DLAB = 1 | 1 DLAB = 1 |
| Bit No. | Receiver Buffer Register (Read Only) | Transmitter Holding Register (Write Only) | Interrupt Enable Register | Interrupt Ident. Register (Read Only) | Line Control Register | Modem Control Register | Line Status Register | Modem Status Register | Scratch Register | Divisor Latch (LSB) | Latch (MSB) |
| | RBR | THR | IER | IIR | LCR | MCR | LSR | MSR | SCR | DLL | DLM |
| 0 | Data Bit 0 [†] | Data Bit 0 | Enable Received Data Available Interrupt (ERBF) | "0" If Interrupt Pending | Word Length Select Bit 0 (WLSO) | Data Terminal Ready (DTR) | Data Ready (DR) | Delta Clear to Send (DCTS) | Bit 0 | Bit 0 | Bit 8 |
| 1 | Data Bit 1 | Data Bit 1 | Enable Transmitter Holding Register Empty Interrupt (ETBE) | Interrupt ID Bit (0) | Word Length Select Bit 1 (WLS1) | Request to Send (RTS) | Overrun Error (OE) | Delta Data Set Ready (DDSR) | Bit 1 | Bit 1 | Bit 9 |
| 2 | Data Bit 2 | Data Bit 2 | Enable Receiver Line Status Interrupt (ELSI) | Interrupt ID Bit (1) | Number of Stop Bits (STB) | Out 1 | Parity Error (PE) | Trailing Edge Ring Indicator (TERI) | Bit 2 | Bit 2 | Bit 10 |
| 3 | Data Bit 3 | Data Bit 3 | Enable Modem Status Interrupt (EDSSI) | 0 | Parity Enable (PEN) | Out 2 (Interrupt Enable) | Framing Error (FE) | Delta Receive Line Signal Detect (DRLSD) | Bit 3 | Bit 3 | Bit 11 |
| 4 | Data Bit 4 | Data Bit 4 | 0 | 0 | Even Parity Select (EPS) | Loop | Break Interrupt (BI) | Clear to Send (CTS) | Bit 4 | Bit 4 | Bit 12 |
| 5 | Data Bit 5 | Data Bit 5 | 0 | 0 | Stick Parity | 0 | Transmit- ter Holding Register (THRE) | Data Set Ready (DSR) | Bit 5 | Bit 5 | Bit 13 |
| 6 | Data Bit 6 | Data Bit 6 | 0 | 0 | Set Break | 0 | Transmit- ter Empty (TEMT) | Ring Indicator (RI) | Bit 6 | Bit 6 | Bit 14 |
| 7 | Data Bit 7 | Data Bit 7 | 0 | 0 | Divisor Latch Access Bit (DLAB) | 0 | 0 | Receive Line Signal Detect (RLSD) | Bit 7 | Bit 7 | Bit 15 |

[†] Bit 0 is the least significant bit. It is the first bit serially transmitted or received.



PRINCIPLES OF OPERATION

interrupt control logic

The interrupt control logic is shown in Figure 10.




Figure 10. Interrupt Control Logic

interrupt enable register (IER)

The IER enables each of the four types of interrupts (refer to Table 4) and the INTRPT output signal in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 0 through 3. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit, when set, enables the received data available interrupt.
- Bit 1: This bit, when set, enables the THRE interrupt.
- Bit 2: This bit, when set, enables the receiver line status interrupt.
- Bit 3: This bit, when set, enables the modem status interrupt.
- Bits 4 thru 7: These bits in the IER are not used and are always cleared.



SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

interrupt identification register (IIR)

The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with most microprocessors.

The ACE provides four prioritized levels of interrupts:

- Priority 1 Receiver line status (highest priority)
- Priority 2 Receiver data ready or receiver character time out
- Priority 3 Transmitter holding register empty
- Priority 4-Modem status (lowest priority)

When an interrupt is generated, the IIR indicates that an interrupt is pending and indicates the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in Table 3 and described in Table 4.

- Bit 0: This bit can be used either in a hardwire prioritized or polled interrupt system. When this bit is cleared, an interrupt is pending. When bit 0 is set, no interrupt is pending.
- Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 4.
- Bits 3 7: These bits in the interrupt identification register are not used and are always clear.

Table 4. Interrupt Control Functions

| IDE | NTERRUPT NTIFICATION REGISTER | PRIORITY INTERRUPT TYPE | | INTERRUPT SOURCE | INTERRUPT RESET METHOD | |
|-------|-------------------------------------|-------------------------|------|------------------------------------|---|---|
| BIT 2 | BIT 1 | BIT 0 | | | | |
| 0 | 0 | 1 | None | None | None | _ |
| 1 | 1 | 0 | 1 | Receiver line status | Overrun error, parity error, framing error or break interrupt | Reading the line status register |
| 1 | 0 | 0 | 2 | Received data available | Receiver data available | Reading the receiver buffer register |
| 0 | 1 | 0 | 3 | Transmitter holding register empty | Transmitter holding register empty | Reading the interrupt Identification register (if source of interrupt) or writing into the transmitter holding register |
| 0 | 0 | 0 | 4 | Modem status | Clear to send, data set ready, ring indicator, or data carrier detect | Reading the modem status register |

SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

line control register (LCR)

The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

• Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. These bits are encoded as shown in Table 5.

| | | _ |
|-------|-------|-------------|
| Bit 1 | Bit 0 | Word Length |
| 0 | 0 | 5 bits |
| 0 | 1 | 6 bits |
| 1 | 0 | 7 bits |
| 1 | 1 | 8 bits |

Table 5. Serial Character Word Length

• Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The number of stop bits generated in relation to word length and bit 2 is as shown in Table 6.

| Bit 2 | Word Length Selected by Bits 1 and 2 | Number of Stop Bits Generated |
|-------|---|----------------------------------|
| 0 | Any word length | 1 |
| 1 | 5 bits | 1 1/2 |
| 1 | 6 bits | 2 |
| 1 | 7 bits | 2 |
| 1 | 8 bits | 2 |

Table 6. Number of Stop Bits Generated

- Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between the last data word bit and the first stop bit. In received data, when bit 3 is set, parity is checked. When bit 3 is cleared, no parity is generated or checked.
- Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set, even parity (an even number of logic is in the data and parity bits) is selected. When parity is enabled and bit 4 is cleared, odd parity (an odd number of logic 1s) is selected.
- Bit 5: This is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set.
- Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition, i.e, a condition where SOUT terminal is forced to the spacing (cleared) state. When bit 6 is cleared, the break condition is disabled. The break condition has no affect on the transmitter logic, it only affects the serial output.
- Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER.



SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

line status register (LSR)†

The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit is the data ready (DR) indicator for the receiver. Bit 0 is set whenever a complete incoming character has been received and transferred into the RBR and is cleared by reading the RBR.
- Bit 1‡: This bit is the overrun error (OE) indicator. When bit 1 is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. The OE indicator is cleared every time the CPU reads the contents of the LSR.
- Bit 2[‡]: This bit is the parity error (PE) indicator. When bit 2 is set, it indicates that the parity of the received data character does not match the parity selected in the LCR (bit 4). The PE bit is cleared every time the CPU reads the contents of the LSR.
- Bit 3‡: This bit is the framing error (FE) indicator. When bit 3 is set, it indicates that the received character did not have a valid (set) stop bit. The FE bit is cleared every time the CPU reads the contents of the LSR.
- Bit 4‡: This bit is the break interrupt (BI) indicator. When bit 4 is set, it indicates that the received data input was held clear for longer than a full-word transmission time. A full-word transmission time is defined as the total time of the start, data, parity, and stop bits. The BI bit is cleared every time the CPU reads the contents of the LSR.
- Bit 5: This bit is the THRE indicator. Bit 5 is set when the THR is empty, indicating that the ACE is ready to accept a new character. If the THRE interrupt is enabled when the THRE bit is set, then an interrupt is generated. THRE is set when the contents of the THR are transferred to the transmitted shift register. This bit is cleared concurrent with the loading of the THR by the CPU.
- Bit 6: This bit is the transmitter empty (TEMT) indicator, bit 6 is set when the THR and the transmitter shift register are both empty. When either the THR or the transmitter shift register contains a data character, the TEMT bit is cleared.
- Bit 7: This bit is always clear.

modem control register (MCR)

The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit (DTR) controls the data terminal ready (DTR) output. Setting bit 0 forces the DTR output to its active state (low). When bit 0 is cleared, DTR goes high.
- Bit 1: This bit (RTS) controls the request to send (RTS) output in a manner identical to bit 0's control over the DTR output.
- Bit 2: This bit (OUT 1) is a reserved location used only in the loopback mode.
- Bit 3: This bit (OUT 2) controls the output enable for the interrupt signal. When set, the interrupt is enabled. When bit 3 is cleared, the interrupt is disabled.



[†] The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing environment. ‡ Bits 1 through 4 are the error conditions that produce a receiver line status interrupt.

SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

modem control register (MCR) (continued)

- Bit 4: This bit provides a local loopback feature for diagnostic testing of the ACE. When this bit is set, the following occurs:
 - 1. The SOUT is asserted high.
 - 2. The SIN is disconnected.
 - 3. The output of the transmitter shift register is looped back into the receiver shift register input.
 - 4. The four modern status inputs (CTS, DSR, RLSD, and RI) are disconnected.
 - 5. The MCR bits (DTR, RTS, OUT1, and OUT2) are connected to the modem status register bits (DSR, CTS, RI, and RLSD), respectively.
 - 6. The four modern control output terminals are forced to their inactive states (high).

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational but the modem control interrupt sources are now the lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the IER.

modem status register (MSR)

 Bits 5 through 7: These bits are always cleared.
 Item status register (MSR)
 The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provides change information; when a control input from the modem changes state the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0. This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the CTS input has changed states since the last time it was read by the CPU. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated.
- Bit 1. This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the DSR input has changed states since the last time it was read by the CPU. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated.
- Bit 2. This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the RI input to the chip has changed from a low to a high state. When this bit is set and the modem status Interrupt is enabled, a modem status interrupt is generated.
- Bit 3. This bit is the delta receive line signal detect (DRLSD) indicator. Bit 3 indicates that the RLSD input to the chip has changed states since the last time it was read by the CPU. When this bit is set and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 4. This bit is the complement of the clear to send (CTS) input. When bit 4 (loop) of the MCR is set, bit 4 is equivalent to the MCR bit 1 (RTS).
- Bit 5. This bit is the complement of the data set ready (DSR) input. When bit 4 (loop) of the MCR is set, bit 5 is equivalent to the MCR bit 0 (DTR).
- Bit 6. This bit is the complement of the ring indicator (RI) input. When bit 4 (loop) of the MCR is set, bit 6 is equivalent to the MCR bit 2 (OUT 1).
- Bit 7. This bit is the complement of the receive line signal detect (RLSD) input. When bit 4 (loop) of the MCR is set, bit 7 is equivalent to the MCR bit 3 (OUT 2).



SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

parallel port registers

The parallel port registers interface either device to a Centronix-style printer interface. When chip select 2 ($\overline{CS2}$) is low, the parallel port is selected. Tables 7 and 8 show the registers associated with this parallel port. The read or write function of the register is controlled by the state of the read (\overline{IOR}) and write (\overline{IOW}) terminal as shown. The read data register allows the microprocessor to read the information on the parallel bus.

The read status register allows the microprocessor to read the status of the printer in the five most significant bits. The status bits are printer busy (BUSY), acknowledge (ACK) which is a handshake function, paper empty (PE), printer selected (SLCT), and error (ERROR). The read control register allows the state of the control lines to be read. The write control register sets the state of the control lines, which are interrupt enable (IRQ ENB), select in (SLIN), initialize the printer (INIT), autofeed the paper (AFD), and strobe (STB), which informs the printer of the presence of a valid byte on the parallel bus. These signals are cleared when a reset occurs. The write data register allows the microprocessor to write a byte to the parallel bus. The parallel port is completely compatible with the parallel port implementation used in the IBM serial/parallel adaptor.

Table 7. Parallel Port Registers

| REGISTER | | REGISTER BITS | | | | | | | |
|---------------|-------|---------------|-------|---------|-------|-------|-------|-------|--|
| REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | |
| Read data | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | |
| Read status | BUSY | ACK | PE | SLCT | ERROR | 1 | 1 | 1 | |
| Read control | 1 | 1 | 1 | IRQ ENB | SLIN | INIT | AFD | STB | |
| Write data | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | |
| Write control | 1 | 1 | 1 | IRQ ENB | SLIN | INIT | AFD | STB | |

Table 8. Parallel Port Register Select

| | CONTR | OL TERM | DE01075D 051 5075D | | |
|-----|-------|---------|--------------------|----|-------------------|
| IOR | IOW | CS2 | A1 | A0 | REGISTER SELECTED |
| L | Н | L | L | L | Read data |
| L | Н | L | L | Н | Read status |
| L | Н | L | Н | L | Read control |
| L | Н | L | Н | Н | Invalid |
| Н | L | L | L | L | Write data |
| Н | L | L | L | Н | Invalid |
| Н | L | Ĺ | Н | L | Write control |
| Н | L | Ĺ | Н | Н | Invalid |

SLLS053C - MAY 1989 - REVISED AUGUST 1999

PRINCIPLES OF OPERATION

programmable baud generator

The ACE contains a programmable baud generator that takes a clock input in the range between dc and 9 MHz and divides it by a divisor in the range between 1 and $(2^{16}-1)$. The output frequency of the baud generator is sixteen times $(16\times)$ the baud rate. The formula for the divisor is:

divisor # = CLK frequency input \div (desired baud rate \times 16)

Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load. For baud rates of 38.4 kilobits per second and below, the error obtained is very small. The accuracy of the selected baud rate is dependent on the selected crystal frequency.

receiver buffer register (RBR)

The ACE receiver section consists of a receiver shift register and an RBR. Timing is supplied by the 16× receiver clock (RCLK). Receiver section control is a function of the ACE line control register.

The ACE receiver shift register receives serial data from the serial input (SIN) terminal. The receiver shift register then converts the data to a parallel form and loads it into the RBR. When a character is placed in the RBR and the received data available interrupt is enabled, an interrupt is generated. This interrupt is cleared when the data is read out of the RBR.

scratch register

The scratch register is an 8-bit register that is intended for programmer use as a scratchpad, in the sense that it temporarily holds programmer data without affecting any other ACE operation.

transmitter holding register (THR)

The ACE transmitter section consists of a THR and a transmitter shift register. Timing is supplied by the baud out (BAUDOUT) clock signal. Transmitter section control is a function of the ACE line control register.

The ACE THR receives data off of the internal data bus and, when the shift register is idle, moves it into the transmitter shift register. The transmitter shift register serializes the data and outputs it at the serial output (SOUT). When the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled, an interrupt is generated. This interrupt is cleared when a character is loaded into the register.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tt's publication of information regarding any third party's products or services does not constitute Tt's approval, warranty or endorsement thereof.

