


SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005

FEATURES

- Very Low Dropout Voltage, Less Than 0.6 V at 150 mA
- Very Low Quiescent Current
- TTL- and CMOS-Compatible Enable on **TL751L Series**
- 60-V Load-Dump Protection

- Reverse Transient Protection Down to -50 V
- **Internal Thermal-Overload Protection**
- **Overvoltage Protection**
- Internal Overcurrent-Limiting Circuitry
- Less Than 500-µA Disable (TL751L Series)



DESCRIPTION/ORDERING INFORMATION

The TL750L and TL751L series of fixed-output voltage regulators offer 5-V, 8-V, 10-V, and 12-V options. The TL751L series also has an enable (ENABLE) input. When ENABLE is high, the regulator output is placed in the high-impedance state. This gives the designer complete control over power up, power down, or emergency shutdown.

The TL750L and TL751L series are low-dropout positive-voltage regulators specifically designed for battery-powered systems. These devices incorporate overvoltage and current-limiting protection circuitry, along with internal reverse-battery protection circuitry to protect the devices and the regulated system. The series is fully protected against 60-V load-dump and reverse-battery conditions. Extremely low quiescent current during full-load conditions makes these devices ideal for standby power systems.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆÀ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerFLEX is a trademark of Texas Instruments.

SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005



		ORD	ERING INFOR	MATION		
TJ	V _O TYP AT 25°C	PACKAGE ⁽¹)	ORDERABLE PART NUMBER ⁽²⁾	TOP-SIDE MARKING	
		PowerFLEX™ – KTE	Reel of 2000	TL750L05CKTER	TL750L05C	
			Tube of 75	TL750L05CD	50L05C	
		SOIC – D	Reel of 2500	TL750L05CDR	501050	
	5 V	50IC - D	Tube of 75	TL751L05CD	- 51L05C	
	5 V		Reel of 2500	TL751L05CDR	511050	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L05CLP	750L05C	
		10-220/10-92 - LP	Reel of 2000	TL750L05CLPR	- 750L05C	
		TO-220 – KC	Tube of 50	TL750L05CKC	TL750L05C	
		SOIC – D	Tube of 75	TL750L08CD	50L08C	
	8 V	50IC - D	Reel of 2500	TL750L08CDR	- 50L08C	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L08CLP	750L08C	
0°C to 125°C		PDIP – P	Tube of 50	TL751L10CP	TL751L10C	
		SOIC – D	Tube of 75	TL750L10CD	50L10C	
			Reel of 2500	TL750L10CDR	502100	
	10 V	50IC - D	Tube of 75	TL751L10CD	- 51L10C	
			Reel of 2500	TL751L10CDR	- 512100	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L10CLP	750L10C	
		10-220/10-92 - LP	Reel of 2000	TL750L10CLPR	- 750L10C	
			Tube of 75	TL750L12CD	501.400	
			Reel of 2500	TL750L12CDR	- 50L12C	
	12 V	SOIC – D	Tube of 75	TL751L12CD	541 420	
			Reel of 2500	TL751L12CDR	- 51L12C	
		TO-226/TO-92 - LP	Bulk of 1000	TL750L12CLP	750L12C	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
For the most current ordering information, see the Package Option Addendum at the end of this data sheet.

DEVICE COMPONENT	L COUNT
Transistors	20
JFETs	2
Diodes	5
Resistors	16



SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005

Absolute Maximum Ratings⁽¹⁾

over operating junction temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Continuous input voltage			26	V
	Transient input voltage ⁽²⁾	$T_A = 25^{\circ}C$		60	V
	Continuous reverse input voltage			-15	V
	Transient reverse input voltage	t ≤ 100 ms		-50	V
TJ	Operating virtual junction temperature			150	°C
	Lead temperature	1,6 mm (1/16 in) for 10 s		260	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating (2) The transient input voltage rating applies to the waveform shown in Figure 1.

Package Thermal Data⁽¹⁾

PACKAGE	BOARD	θJC	θ_{JA}
PDIP (P)	High K, JESD 51-7	57°C/W	85°C/W
PowerFLEX™ (KTE)	High K, JESD 51-5	3°C/W	23°C/W
SOIC (D)	High K, JESD 51-7	39°C/W	97°C/W
TO-226/TO-92 (LP)	High K, JESD 51-7	55°C/W	140°C/W
TO-220 (KC)	High K, JESD 51-5	3°C/W	19°C/W

(1) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

Recommended Operating Conditions

over recommended operating junction temperature range (unless otherwise noted)

				MIN	MAX	UNIT
			TL75xL05	6	26	
V	Input voltage		TL75xL08	9 26		V
VI	V _I Input voltage		TL75xL10	11	26	v
			TL75xL12	13	26	
V _{IH}	High-level ENABLE input voltage		TL75xLxx	2	15	V
V _{IL} ⁽¹⁾	Low-level ENABLE input voltage	$T_J = 25^{\circ}C$	TL75xLxx	-0.3	0.8	V
VIL (*)	LOW-level ENABLE Input voltage	$T_J = 0^{\circ}C$ to $125^{\circ}C$	TL75xLxx	-0.15	0.8	v
I _O	Output current		TL75xLxx	0	150	mA
TJ	Operating virtual junction temperature		TL75xLxxC	0	125	°C

The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for (1)ENABLE voltage levels and temperature only.

SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005

TL75xL05 Electrical Characteristics⁽¹⁾

 V_{I} = 14 V, I_{O} = 10 mA, T_{J} = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITI	ONS		L750L05 L751L05		UNIT	
			MIN	TYP	MAX	- V - mV dB mV - V	
Output voltage	$V_{1} = 6 V_{1}$ to 26 $V_{1} = 0$ to 150 mA	$T_J = 25^{\circ}C$	4.8	5	5.2	V	
Output voltage	$V_{I} = 6 V \text{ to } 26 V, I_{O} = 0 \text{ to } 150 \text{ mA}$	$T_J = 0^{\circ}C$ to $125^{\circ}C$	4.75		5.25	v	
	$V_{I} = 9 V$ to 16 V	I = 9 V to 16 V		5	10		
Input regulation voltage	$V_1 = 6 V$ to 26 V			6	30	mv	
Ripple rejection	V _I = 8 V to 18 V, f = 120 Hz		60	65		dB	
Output regulation voltage	I _O = 5 mA to 150 mA			20	50	mV	
Dronoutwelten	I _O = 10 mA				0.2		
Dropout voltage	I _O = 150 mA				0.6		
Output noise voltage	f = 10 Hz to 100 kHz			500		μV	
	I _O = 150 mA			10		12	
Input bias current	$V_{I} = 6 V$ to 26 V, $I_{O} = 10 \text{ mA}$, $T_{J} = 0^{\circ}C$	C to 125°C		1	2	mA	
	$\overline{ENABLE} \ge 2 \text{ V}$		0		0.5		

Texas

TRUMENTS www.ti.com

(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF capacitor, with equivalent terries resistance of less than 0.4 O. across the sustant. om.c with equivalent series resistance of less than 0.4 Ω , across the output.

\$2.2

TL75xL08 Electrical Characteristics⁽¹⁾

 $V_1 = 14 \text{ V}, \text{ I}_0 = 10 \text{ mA}, \text{ T}_1 = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITI	ONS		_750L08 _751L08		UNIT		
			MIN	TYP	MAX			
	$V_{1} = 0.1/10.26 V_{1} = 0.10.150 mA$	$T_J = 25^{\circ}C$	7.68	8	8.32	V		
Output voltage	$V_1 = 9 V$ to 26 V, $I_0 = 0$ to 150 mA	$T_J = 0^{\circ}C$ to $125^{\circ}C$	7.6		8.4	v		
$V_{I} = 10 \text{ V to } 17 \text{ V}$				10	20	m)/		
Input regulation voltage	$V_{I} = 9 V$ to 26 V			25	25 50	mV		
Ripple rejection	V _I = 11 V to 21 V, f = 120 Hz		60	65		dB		
Output regulation voltage	$I_0 = 5 \text{ mA to } 150 \text{ mA}$			40	80	mV		
Dropout voltage	I _O = 10 mA				0.2	V		
Dropout voltage	I _O = 150 mA				0.6	V		
Output noise voltage	f = 10 Hz to 100 kHz			500		μV		
	I _O = 150 mA	= 150 mA		10		10		
Input bias current	$V_{I} = 9 V$ to 26 V, $I_{O} = 10 \text{ mA}$, $T_{J} = 0^{\circ}C$	C to 125°C		1	2	mA		
	$\overline{ENABLE} \ge 2 \ V$				0.5			

(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF capacitor, with equivalent series resistance of less than 0.4 Ω , across the output.



SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005

TL75xL10 Electrical Characteristics⁽¹⁾

 V_{I} = 14 V, I_{O} = 10 mA, T_{J} = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIO	DNS	TL750L10 TL751L10			UNIT	
			MIN	TYP	MAX	UNIT - V - mV - dB - mV - V - ν - μV	
	$V_{I} = 11$ V to 26 V, $I_{O} = 0$ to 150 mA	$T_J = 25^{\circ}C$	9.6	10	10.4	V	
Output voltage	$v_1 = 11 v to 20 v, t_0 = 0 to 150 IIIA$	$T_J = 0^{\circ}C$ to $125^{\circ}C$	9.5		10.5	v	
	V _I = 12 V to 19 V			10	25		
Input regulation voltage	V _I = 11 V to 26 V			30	30 60		
Ripple rejection	V _I = 12 V to 22 V, f = 120 Hz		60	65		dB	
Output regulation voltage	I _O = 5 mA to 150 mA			50	100	mV	
Dreased unlike as	I _O = 10 mA				0.2		
Dropout voltage	I _O = 150 mA		0.6			V	
Output noise voltage	f = 10 Hz to 100 kHz			700		μV	
	I _O = 150 mA			10		12	
Input bias current	V_{I} = 11 V to 26 V, I_{O} = 10 mA, T_{J} = 0°	C to 125°C		1	2	mA	
	$\overline{ENABLE} \ge 2 \ V$		0		0.5		

(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a $0.1 - \mu F$ capacitor across the input and a $10 - \mu F$ capacitor, com.c with equivalent series resistance of less than 0.4 Ω , across the output.

TL75xL12 Electrical Characteristics⁽¹⁾

 $V_1 = 14 \text{ V}, I_0 = 10 \text{ mA}, T_1 = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIO	ONS		_750L12 _751L12		UNIT	
			MIN	TYP	MAX		
Output voltage	$V_{\rm r} = 12 V_{\rm r}$ to 26 V k = 0 to 150 mA	$T_J = 25^{\circ}C$	11.52	12	12.48	V	
Oulput voltage	$V_{I} = 13$ V to 26 V, $I_{O} = 0$ to 150 mA	$T_J = 0^{\circ}C$ to $125^{\circ}C$	11.4		12.6	v	
Input regulation valtage	$V_1 = 14 \text{ V}$ to 19 V				30	~~~	
Input regulation voltage	V _I = 13 V to 26 V			20	40	mV	
Ripple rejection	V _I = 13 V to 23 V, f = 120 Hz		50	55		dB	
Output regulation voltage	I _O = 5 mA to 150 mA			50	120	mV	
Dropout voltago	I _O = 10 mA				0.2	V	
Dropout voltage	I _O = 150 mA				0.6	v	
Output noise voltage	f = 10 Hz to 100 kHz			700		μV	
	I _O = 150 mA	50 mA 10		10 1		12	
Input bias current	$V_{I} = 13$ V to 26 V, $I_{O} = 10$ mA, $T_{J} = 0^{\circ}$	C to 125°C		1	2	mA	
	ENABLE ≥ 2 V				0.5		


(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF capacitor, with equivalent series resistance of less than 0.4 Ω , across the output.

PARAMETER MEASUREMENT INFORMATION

The TL750L, TL751L series are low-dropout regulators. This means that capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and its equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and temperature range. Figure 1 shows the recommended range of ESR for a given load with a 10-µF capacitor on the output.

SLVS017S-SEPTEMBER 1987-REVISED AUGUST 2005





TYPICAL CHARACTERISTICS



PACKAGE OPTION ADDENDUM

1-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finisl	h MSL Peak Temp ^{(;}
5962-9166901Q2A	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
5962-9166901QPA	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL750L05CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAF
TL750L05CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAF
TL750L05CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L05CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L05CKC	ACTIVE	TO-220	KC	3	50	TBD	CU SNPB	Level-NC-NC-NC
TL750L05CKTER	ACTIVE	PFM	KTE	3	2000	TBD	CU SNPB	Level-1-220C-UNLIN
TL750L05CLP	ACTIVE	TO-92	LP	3	1000	TBD	CU SNPB	Level-NC-NC-NC
TL750L05CLPM	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI
TL750L05CLPR	ACTIVE	TO-92	LP	3	2000	TBD	CU SNPB	Level-NC-NC-NC
TL750L05CP	OBSOLETE	PDIP	Р	8	13	TBD	Call TI	Call TI
TL750L05QD	OBSOLETE	SOIC	D	8	2	TBD	Call TI	Call TI
TL750L05QDR	OBSOLETE	SOIC	D	8	-0	TBD	Call TI	Call TI
TL750L05QKC	OBSOLETE	TO-220	КС	3	0-	TBD	Call TI	Call TI
TL750L05QLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI
TL750L05QP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL750L08CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L08CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L08CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L08CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L08CKC	OBSOLETE	TO-220	KC	3		TBD	Call TI	Call TI
TL750L08CLP	ACTIVE	TO-92	LP	3	1000	TBD	CU SNPB	Level-NC-NC-NC
TL750L08CP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL750L08QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL750L08QDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL750L08QKC	OBSOLETE	TO-220	KC	3		TBD	Call TI	Call TI
TL750L08QLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI
TL750L10CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L10CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L10CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L10CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEA
TL750L10CKC	OBSOLETE	TO-220	KC	3		TBD	Call TI	Call TI
TL750L10CLP	ACTIVE	TO-92	LP	3	1000	TBD	CU SNPB	Level-NC-NC-NC

PACKAGE OPTION ADDENDUM



1-Aug-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finisł	MSL Peak Temp ⁽³⁾
TL750L10CLPR	ACTIVE	TO-92	LP	3	2000	TBD	CU SNPB	Level-NC-NC-NC
TL750L10CP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL750L10QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL750L10QDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL750L10QKC	OBSOLETE	TO-220	KC	3		TBD	Call TI	Call TI
TL750L10QLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI
TL750L10QP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL750L12CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL750L12CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL750L12CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL750L12CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL750L12CKC	OBSOLETE	TO-220	KC	3		TBD	Call TI	Call TI
TL750L12CLP	ACTIVE	TO-92	LP	3	1000	TBD	CU SNPB	Level-NC-NC-NC
TL750L12CP	OBSOLETE	PDIP	Р	8	ふや	TBD	Call TI	Call TI
TL750L12QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL750L12QDR	OBSOLETE	SOIC	D	8	00	TBD	Call TI	Call TI
TL750L12QKC	OBSOLETE	TO-220	КС	3		TBD	Call TI	Call TI
TL750L12QLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI
TL750L12QP	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L05CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL751L05CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL751L05CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL751L05CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL751L05CP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL751L05MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
TL751L05MJGB	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL751L05QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L05QDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L05QP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL751L08CD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L08CP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL751L08QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L08QDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L10CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L10CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L10CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR



PACKAGE OPTION ADDENDUM

1-Aug-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TL751L10CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L10CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TL751L10CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
TL751L10QD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI
TL751L10QP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL751L12CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L12CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L12CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L12CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TL751L12CP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI
TL751L12MFKB	OBSOLETE	LCCC	FK	20	- 36	TBD	Call TI	Call TI
TL751L12MJGB	OBSOLETE	CDIP	JG	8	xp	TBD	Call TI	Call TI
TL751L12QD	OBSOLETE	SOIC	D 🖌	8		TBD	Call TI	Call TI
TL751L12QDR	OBSOLETE	SOIC	D	8	00	TBD	Call TI	Call TI
TL751L12QP	OBSOLETE	PDIP	P	8		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCER001A - JANUARY 1995 - REVISED JANUARY 1997

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

JG (R-GDIP-T8)


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

PLASTIC DUAL-IN-LINE

MPDI001A - JANUARY 1995 - REVISED JUNE 1999

P (R-PDIP-T8)




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm



MPFM001E - OCTOBER 1994 - REVISED JANUARY 2001



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. The center lead is in electrical contact with the thermal tab.
- D. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).
- E. Falls within JEDEC MO-169

PowerFLEX is a trademark of Texas Instruments.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012 variation AA.



MSOT002A - OCTOBER 1994 - REVISED NOVEMBER 2001

PLASTIC CYLINDRICAL PACKAGE

LP (O-PBCY-W3)




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area
- D. FAlls within JEDEC TO -226 Variation AA (TO-226 replaces TO-92)
- E. Shipping Method:
 - Straight lead option available in bulk pack only.

Formed lead option available in tape & reel or ammo pack.

LP (O-PBCY-W3)

PLASTIC CYLINDRICAL PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Tape and Reel information for the Format Lead Option package.



KC (R-PSFM-T3)

PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
- D. All lead dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.
- $\not F$ The chamfer is optional.
- G Thermal pad contour optional within these dimensions.
- Falls within JEDEC TO-220 variation AB, except minimum lead thickness.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated