

HCMOS MULTI-FUNCTION PERIPHERAL

The TS68HC901 CMFP (CMOS Multi-Function Peripheral) is a combination of many of the necessary peripheral functions in a microprocessor system.


Included are :

- 8 INPUT/OUTPUT PINS
 - Individually programmable direction
 - Individual interrupt source capability
- Programmable edge selection
 16 SOURCE INTERRUPT CONTROLLER
 - 8 Internal sources
 - 8 External sources
 - Individual source enable
 - Individual source masking
 - Programmable interrupt service modes
 - Polling
 - Vector generation
 - Optional In-service status
- Daisy chaining capability
 FOUR TIMERS WITH INDIVIDUALLY
 - PROGRAMMABLE PRESCALING
 - Two multimode timers
 - Delay mode
 - Pulse width measurement mode
 - Event counter mode
 - Two delay mode timers
 - Independent clock input
 - Time out output option
- SINGLE CHANNEL USART
 - Full Duplex
 - Asynchronous to 65 kbps
 - Byte synchronous to 1 Mbps
 - Internal/External baud rate generation
 - DMA handshake signals
 - Modem control
 - Loop back mode
- 68000 BUS COMPATIBLE

DESCRIPTION

The use of the CMFP in a system can significantly reduce chip count, thereby reducing system cost. The CMFP is completely 68000 bus compatible, and 24 directly addressable internal registers provide the necessary control and status interface to the programmer.

The CMFP is a derivative of the MK3801 STI, a Z80 family peripheral.



September 1992

INTRODUCTION

The TS68HC901 multi-function peripheral (CMFP) is a member of the 68000 peripherals. The CMFP directly interfaces to the 68000 processor via an asynchronous bus structure. Both vectored and polled interrupt schemes are supported, with the CMFP providing unique vector number generation for each of its 16 interrupt sources. Additionally, handshake lines are provided to facilitate DMAC interfacing. Refer to block diagram of the TS68HC901.

The TS68HC901 performs many of the functions common to most microprocessor-based systems.

The resources available to the user include:

- Eight Individually Programmable I/O Pins with Interrupt Capability
- 16-Source Interrupt Controller with Individual Source Enabling and Masking
- Four Timers, Two of which are Multi-Mode Ti-mers

- Timers may be used as Baud Rate Generators for the Serial Channel
- Single-Channel Full-Duplex Universal Synchronous / Asynchronous Receiver-Transmitter (U-SART) that Supports Asynchronous and with the Addition of a Polynomial Generator Checker Supports Byte Synchronous Formats

By incorporating multiple functions within the CMFP, the system designer retains flexibility while minimizing device count.

From a programmer's point of view, the versatility of the CMFP may be attributed to its register set. The registers are well organized and allow the CMFP to be easily tailored to a variety of applications. All of the 24 registers are also directly addressable which simplifies programming. The register map is shown







Figure 1: TS68HC901 Block Diagram

Figure 2 : CMFP Register Map.

	Address						
Hex			Binary			Abbreviation	Register Name
Пех	RS5	RS4	RS3	RS2	RS1		
01 03 05	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	GPIP AER DDR	General Purpose I/O Register Active Edge Register Data Direction Register
07 09 0B 0D 0F 11 13 15 17	0 0 0 0 0 0 0 0 0	0 0 0 1 1 1	0 1 1 1 0 0 0 0	1 0 1 1 0 0 1 1	1 0 1 0 1 0 1 0	IERA IERB IPRA IPRB ISRA ISRB IMRA IMRB VR	Interrupt Enable Register A Interrupt Enable Register B Interrupt Pending Register A Interrupt Pending Register B Interrupt In-service Register A Interrupt In-service Register B Interrupt Mask Register A Interrupt Mask Register B Vector Register
19 1B 1D 1F 21 23 25	0 0 0 1 1 1	1 1 1 0 0 0	1 1 1 0 0 0	0 0 1 1 0 0 1	0 1 0 1 0 1 0	TACR TBCR TCDCR TADR TBDR TCDR TCDR TDDR	Timer A Control Register Timer B Control Register Timers C and D Control Register Timer A Data Register Timer B Data Register Timer C Data Register Timer D Data Register
27 29 2B 2D 2F	1 1 1 1 1	0 0 0 0	0 1 1 1 1	1 0 0 1	1 0 1 0 1	SCR UCR RSR TSR UDR	Synchronous Character Register USART Control Register Receiver Status Register Transmitter Status Register USART Data Register


Note : Hex addresses assume that RS1 connects with A1, RS2connects with A2, etc... and that DS is connected to LDS on the 68000 or DS is connect to DS on the 68008.





PIN DESCRIPTION

- GND : Ground
- V_{CC} : +5 volts (± 5%)
- R/W: Read/Write (input). This input defines a data transfert as a Read (High) or Write (Low) cycle. This signal is used as WR with an Intel processor type.
- DTACK : This output signals the completion of the operation phase of a bus cycle to the processor. If the bus cycle is a processor read, the CMFP asserts DTACK to indicate that the information on the Data bus is valid. If the bus cycle is a processor to the CMFP, DTACK acknowledges the acceptance of the data by the CMFP. DTACK will be asserted only by an CMFP that has CS or IAK (and IEI) asserted. This signal is not used with a 6800 processor type.



- CS: Chip Select (input, active low). CS is used to select the TS68HC901 CMFP for acce<u>sses</u> to the internal registers. CS and IACK must not be asserted at the same time.
- DS : Data Stobe (input, active low). This Input is part of the internal chip select and interrupt acknowledge functions. The CMFP must be located on the lower portion of the 16-bit data-bus so that the vector number passed to the processor during an interrupt acknowledge cycle will be located in the low byte of the data word. As a result, DS must be connected to the processor's lower data strobe if vectored interrupt are to be used. Note that this forces all registers to be located at odd addresses and latches data on the rising edge for writes. This signal is used as RD with an Intel processor type.



RS1-RS5: Register Address Bus (inputs). The ad-

- (A1-A5) dress bus is used to address one of the internal registers during a read or write cycle.
- Data Bus (bi-directional, tri-stateable). D0-D7 : This bus is used to receive data from or transmit data to the MFP's internal registers during a processor read or write cycle. During an interrupt acknowledge cycle, the data bus is used to pass a vector number to the processor. Since the MFP is an 8-bit peripheral, the MFP could be located on either the upper or lower portion of the 16-bit data bus (even or odd address). However, during an interrupt acknowledge cycle, the vector number passed to the processor must be located in the low byte of the data word. As a result, D0-D7 of the MFP must be connected to the low eight bits of the processor data bus, placing MFP registers at odd addresses if vectored interrupt are to be used
- CLK: The clock input is a single-phase TTL compatible signal used for internal timing. This input should not be gated off at any time and must conform to minimum and maximum pulse width times. The clock is not necessarily the system clock in frequency nor phase. When the bus is multiplexed (MPX=1), an address strobe signal is connected to this pin. In the non multiplexed mode (MPX=0), this input is connected to the system clock when used with a 68000 processor type or to V_{SS} (0V_{DC}) when used with a 6800 processor type.
- RESET : Device reset. (input, active low). Reset disables the USART receiver and transmitter, stops all timers and forces the timer outputs low, disables all interrupt channels and clears any pending interrupts. The General Purpose Interrupt/I/O lines will be placed in the tri-state input mode. All internal registers (except the timer, USART data registers, and transmit status register) will be cleared.
- MPX : This input selects the data bus mode:

MPX = 0 : non multiplexed mode

MPX = 1: multiplexed mode. The register select lines RS1-RS5 and the data bus D0-D7 are multiplexed. An address strobe must be connected to the CLK pin.

- IRQ :Interrupt Request (output, active low, open drain). This output signals the processor that an interrupt is pending from the CMFP. These are 16 interrupt channels that can generate an interrupt request. Clearing the interrupt pending registers (IPRA and IPRB) or clearing the interrupt mask registers (IMRA and IMRB) will cause IRQ to be negated. IRQ will also be negated as the result of an interrupt acknowledge cycle, unless additional interrupts are pending in the CMFP. Refer to paragraph INTER-RUPTS for further information.
- IACK :Interrupt Acknowledge (input, active
low). IACK is used to signal the
TS68HC901 that the CPU is acknow-
ledging an interrupt. CS and IACk must
not be asserted at the same time.
 - Interrupt Enable In (input, active low). IEI is used to signal the TS68HC901 that no higher priority device is requesting interrupt service.
- IEO : Interrupt Enable Out (output, active low). IEO is used to signal lower priority peripherals that neither the TS68HC901 nor another higher priority peripheral is requesting interrupt service.
- I0-I7 : General Purpose Interrupt I/O lines. These lines may be used as interrupt inputs and/or I/O lines. When used as interrupt inputs, their active edge is programmable. A data direction register is used to define which lines are to be Hi-Z inputs and which lines are to be push-pull TTL compatible outputs.
- SO : Serial Output. This is the output of the U-SART transmitter.
- SI: Serial Input. This is the input to the U-SART receiver.
- RC : Receiver Clock. This input controls the serial bit rate of the USART receiver.
- TC : Transmitter Clock. This input controls the serial bit rate of the USART transmitter.
- RR :Receiver Ready. (output, active low)DMA output for receiver, which reflectsthe status of Buffer Full in port number15.
- TR : Transmitter Ready. (output, active low) DMA output for transmitter, which reflects the status of Buffer Empty in port number 16.



- TAO,TBO,Timer Outputs. Each of the four timers TCO,TDO:has an output which can produce a square wave. The output will change states each timer cycle; thus one full period of the timer out signal is equal to two timer cycles. TAO or TBO can be reset (logic "O") by a write to TACR, or TBCR respectively.
- XTAL1, Timer Clock inputs. A crystal can be
- XTAL2: connected between XTAL1 and XTAL2, or XTAL1 can be driven with a TTL level clock. When driving XTAL1 with a TTL level clock, XTAL2 must be allowed to float. When using a crystal, external capacitors are required. See figure 35. All chip accesses are independent of the timer clock.
- TAI,TBI: Timer A, B inputs. These inputs are control signals for timers A and B in the pulse width measurement mode and event count mode. These signals generate interrupts at the same priority level as the general purpose I/O interrupt lines I4 and I3, respectively. I4 and I3 do not have interrupt capability when the timers are operated in the pulse width measurement mode or the event count mode - under these conditions I4 and I3 may only be used for I/O. Refer to paragraph TI-MERS for further information.



	- 32°	-m-	SIGNAL SUMMARY.
Signal Name	Mnemonic 🥏	V0	Active
Power Input	Vcc	Input	High
Ground	GND	Input	Low
Clock	CLK	Input	N/A
Chip Select	CS	Input	Low
Data Strobe	DS	Input	Low
Read/Write	R/W	Input	Read-High / Write-Low
Data tranfer Acknowledge	DTACK	Output	Low
Register Select Bus	RS1-RS5	Input	N/A
Data Bus	D0-D7	I/O	N/A
Reset	RESET	Input	Low
Interrupt Request	ĪRQ	Output	Low
Interrupt Acknowledge	IACK	Input	Low
Interrupt Enable In	ĪĒI	Input	Low
Interrupt Enable Out	IEO	Output	Low
General Purpose I/O - Interrupt Lines	10-17	I/O	N/A
Timer Clock	XTAL1, XTAL2	Input	High
Timer Inputs	TAI, TBI	Input	N/A
Timer Outputs	TAO, TBO, TCO, TDO	Output	N/A
Serial Input	SI	Input	N/A
Serial Output	SO	Output	N/A
Receiver Clock	RC	Input	N/A
Transmitter Clock	TC	Input	N/A
Receiver Ready	RR	Output	Low
Transmitter Ready	TR	Output	Low
MPX	MPX	Input	N/A



BUS OPERATION

The following paragraphs explain the control signals and bus operation during data transfer operations and reset.

DATA TRANSFER OPERATIONS.

Transfer of data between devices involves the following pins: Register Select Bus - RS5 through RS1 Data Bus - D0 through D7 Control Signals The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. Additionally, the bus master is responsible for deskewing the acknowledge and data signals from the peripheral devices.

Read Cycle. To read a CMFP register, CS and DS must be asserted, and R/W must be high. The CMFP will place the content of the register which is selected by the register select bus (RS1 through RS5) on the data bus (D1 through D7) and then assert DTACK. The register addresses are shown on Figure 2. After the processor has latched the data, DS is negated. The negation of either CS or DS will terminate the read operation. The CMFP will drive DTACK High and place it in the high-impedance state. The timing for a read cycle is shown in figure 21.

Write Cycle. To write a register CS and DS must be asserted, and R/W must be low. The CMFP will decode the address bus to determine which register is selected. Then the register will be loaded with the contents of the data bus and DTACK will be asserted. When the processor recognizes DTACK, DS will be negated. The write cycle is terminated when either CS or DS is negated. The CMFP will drive DTACK high and place it in the high-impedance state. The timing for a write cycle is shown in figure 22.

INTERRUPT ACKNOWLEDGE OPERATION.

The CMFP has 16 interrupt sources, eight internal and eight external. When an interrupt request is pending, the CMFP will assert IRQ. In a vectored interrupt scheme, the processor will acknowledge the interrupt request by performing an interrupt acknowledge cycle. IACK and <u>DS</u> will be asserted. The CMFP responds to the IACK signal by placing a vector number on the lower eight bits of the data bus. This vector number corresponds to the IRQ handler for the particular interrupt requesting service. The format of this vector number is given in figure 6.

When the CMFP asserts DTACK to indicate that valid data is on the bus, the processor will latch the data and terminate the bus cycle by negating DS. When either DS or IACK are negated, the CMFP will terminate the interrupt acknowledge operation by driving DTACK high and placing it in the high-impedance state. Also, the <u>data</u> bus will be placed in the high-impedance state. IRQ will be negated as a result of the IACK cycle unless additional interrupts are pending.

The CMFP can be part of a daisy-chain interrupt structure which allows multiple CMFPs to be placed <u>at the</u> same interrupt level by sharing a common IACK signal. <u>A daisy-chain</u> priority <u>scheme</u> is implemented with IEI and IEO signals. IEI indicates that no higher priority device is requesting interrupt service. IEO signals lower priority devices that neither this device nor any higher priority devices is requesting service. To daisy-chain CMFPs, the highest priority CMFP has<u>its</u> IEI tied low and successive CMFPs have their IEI connected to the next higher priority device's IEO. Note that when the daisy-chain



interrupt structure is not implemented, the $\overline{\text{IEI}}$ of all CMFPs must be tied low.

When the processor initiates an interrupt acknowledge cycle by driving IACK and DS, the CMFP whose IEI is low may respond with a vector number if interrupt is pending. If this device does not have a pending interrupt, IEO is asserted which allows the next lower priority device to respond to the interrupt acknowledge. When an CMFP propagates IEO, it will not drive the data bus nor DTACK during the interrupt acknowledge cycle. The timing for an IACK cycle is shown in figure 23 and 24.

RESET OPERATION

The reset operation will initialize the CMFP to a known state. The reset operation requires that the RESET input be asserted for a minimum of two microseconds. During a device reset condition, all internal CMFP registers are cleared except for the timer data registers (TADR, TBDR, TCDR and TDDR), the USART data register (UDR), the transmitter status register (TSR) and the interrupt vector register. All timers are stopped and the USART receiver and transmitter are disabled. The interrupt channels are also disabled and any pending inter-

rupts are cleared. In addition, the general purpose interrupt I/O lines are placed in the high-impedance input mode and the timer outputs are driven low. External CMFP signals are negated. The interrupt vector register is initialized to a 0Fh.

NON MULTIPLEXED MODE

In this mode, the MPX input must be set to zero, and the TS68HC901 can be used with a 68000 processor type or a 6800 processor type. Refer to figure 21 to 24 for the electrical characteristics.

With a 6800 processor type the $\overline{\text{DS}}$ pin is connected to the E signal of the processor, the DTACK signal is not used and the CLK must be zeroed.

MULTIPLEXED MODE

The CMFP can be used either on a MOTOROLA or INTEL bus type. In this case the MPX pin is connected to Vcc. The table page 4 gives the signification of the different signals used. A dummy access to the TS68HC901 has to be done before any valid access in order to set up the internal logic of sampling.



INTERRUPT STRUCTURE

In a 68000 system, the CMFP will be assigned to one of the seven possible interrupt levels. All interrupt service requests from the CMFP's 16 interrupt channels will be presented at this level. Although, as an interrupt controller, the CMFP will internally prioritize its 16 interrupt sources. Additional interrupt sources may be placed at the same interrupt level by daisy-chaining multiple CMFPs. The CMFPs will be prioritized by their position in the chain.

INTERRUPT PROCESSING

Each CMFP provides individual interrupt capability for its various functions. When an interrupt is received on one of the external interrupt channels or from one of the eight internal sources, the CMFP will request interrupt service. The 16 interrupt channels are assigned a fixed priority so that multiple pending interrupts are serviced according to their relative importance. Since the CMFP can internally generate 16 vector numbers, the unique vector number which corresponds to the highest priority channel that as a pending interrupt is presented to the processor during an interrupt acknowledge cycle. This unique vector number allows the processor to immediately

begin execution of the interrupt handler for the interrupt source, decreasing interrupt latency time.

INTERRUPT CHANNEL PRIORITIZATION

The 16 interrupt channels are prioritized as shown in figure 5. General purpose interrupt 7 (I7) is the highest priority interrupt channel and I0 is the lowest priority channel. Pending interrupts are presented to the CPU in order of priority unless they have been masked off. By selectively masking interrupts, the channel are in effect re-prioritized.

INTERRUPT VECTOR NUMBER FORMAT


During an interrupt acknowledge cycle, a unique 8bit vector number is presented to the system which corresponds to the specific interrupt source which is requesting service. The format of the vector is shown in figure 6. The most significant four bits of the interrupt vector number are user programmable. These bits are set by writing the upper four bits of the vector register which is shown in figure 7. The low order bits are generated internally by the TS68HC901. Note that the binary channel number shown in figure 5 corresponds to the low order bits of the vector number associated with each channel.


Figure 5 : Interrupt Channel Prioritization

Priority	Channel	Description
HIGHEST	1111	General Purpose Interrupt 7(I7)
	1110	General Purpose Interrupt 6(16)
	1101	Timer A
	1100	Receive Buffer Full
	1011	Receive Error
	1010	Transmit Buffer Empty
	1001	Transmit Error
	1000	Timer B
	0111	General Purpose Interrupt 5(I5)
	0110	General Purpose Interrupt 4(14)
	0101	Timer C
	0100	Timer D
	0011	General Purpose Interrupt 3(I3)
	0010	General Purpose Interrupt 2(12)
	0001	General Purpose Interrupt 1(I1)
LOWEST	0000	General Purpose Interrupt 0(10)



									Figure	
	V7	V6	V5	V4	IV3	IV2	IV1	IV0		
V7-V4	The four	most signi	ficant bits	are copied	d from the	register		1		
IV3-IV0	These bits priority ch	The four most significant bits are copied from the register These bits are supplied by the CMFP. They are the binary channel number of the highest priority channel that is requesting interrupt service.								








DAISY-CHAINING CMFPs


As an interrupt controller, the TS68HC901 CMFP will support eight external interrupt sources in addition to its eight internal interrupt sources. When a system requires more than eight external interrupt sources to be placed at the same interrupt level, sources may be added to the prioritized structure by daisy-chaining CMFPs. Interrupt sources are prioritized internally within each CMFP and the CMFPs are prioritized by their position in the chain. Unique vector numbers are provided for each interrupt sources.

The IEI and IEO signals implement the daisy-chained interrupt structure. The IEI of the highest priority CMFP is tied low and the IEO output of this device is tied to the next highest priority CMFP's IEI. The IEI and IEO signals are daisy-chained in this manner for all CMFPs in the chain, with the lowest priority CMFP's IEO left unconnected. A diagram of an interrupt daisy-chain is shown in figure 8.

Daisy-chaining requires that all parts in the chain have a common IACK. When the common IACK is asserted during an interrupt acknowledge cycle, <u>all</u> parts will prioritize interrupts in parallel. When the IEI signal to a CMFP is asserted, the part may respond to the IACK cycle if it requires interrupt service. Otherwise, the part will assert IEO to the next lower priority device. Thus, priority is passed down the chain via IEI and IEO until a part which has appending interrupt is reached. The part with the pending interrupt passes a vector number to the processor and does not propagate IEO.









INTERRUPT CONTROL REGISTERS

CMPF interrupt processing is managed by the interrupt enable registers A and B, interrupt pending registers A and B, and interrupt mask registers A and B. These registers allow the programmer to enable or disable individual interrupt channels, mask individual interrupt channels, and access pending interrupt status information. In-service registers A and B allow interrupts to be nested as described hereafter. The interrupt control registers are shown in figure 10.

INTERRUPT ENABLE REGISTERS

The interrupt channels are individually enabled or disabled by writing a one or zero, respectively, to the appropriate bit of interrupt enable register A (IERA) or interrupt enable register B (IERB). The processor may read these registers at any time.

When a channel is enabled, interrupts received on the channel will be recognized by the CMFP and IRQ will be asserted to the processor, indicating that interrupt service is required. On the other hand, a disabled channel is completely inactive; interrupts received on the channel are ignored by the CMFP.

Writing a zero to a bit of interrupt enable register A or B will cause the corresponding bit of interrupt pending register A or B to be cleared. This will terminate all interrupt service requests for the channel and also negate IRQ, unless interrupts are pending from other sources. Disabling a channel, however, does not affect the corresponding bit in interrupt in-service registers A or B. So, if the CMFP is in the software end-of-interrupt mode and an interrupt is in service when a channel will remain set until cleared by software.

INTERRUPT PENDING REGISTERS

When an interrupt is received on an enabled channel, the corresponding interrupt pending bit is set in interrupt pending register A or B (IPRA or IPRB). In a vectored interrupt scheme, this bit will be cleared when the processor acknowledges the interrupting channel and the CMFP responds with a vector number. In a polled interrupt system, the interrupt pending registers must be read to determine the interrupting channel and then the interrupting pending bit is cleared by the interrupt handling routine without performing an interrupt acknowledge sequence.

A single bit of the interrupt pending registers is cleared in software by writing ones to all bit positions except the bit to be cleared. Note that writing ones to IPRA and IPRB has no effect on the contents of the register. A single bit of the interrupt pending registers is also cleared when the corresponding channel is disabled by writing a zero to the appropriate bit of IERA or IERB.

INTERRUPT MASK REGISTERS

Interrupts are masked for a channel by clearing the appropriate bit in interrupt mask register A or B (IM-RA or IMRB). Even though an enabled channel is masked, the channel will recognize subsequent interrupts and set its interrupt pending bit. However, the channel is prevented from requesting interrupt service (IRQ to the processor) as long as the mask bit for that channel is cleared.

If a channel is requesting interrupt service at the time that its corresponding bit in IMRA or IMRB is cleared, the request will cease and IRQ will be negated, unless another channel is requesting interrupt service. Later, when the mask bit is set, any pending interrupt on the channel will be processed according to the channel's assigned priority. IMRA and IMRB may be read at any time.

	7		INTI	ERRUPT EN	ABLE REG	SISTERS		0
ERA (07h)	GPIP7	GPIP6	TIMER A	RCV Buffer full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B
ERB)9h)	GPIP5	GPIP4	TIMER C	TIMER D	GPIP3	GPIP2	GPIP1	GPIP0
	7		INTE		NDING REC	GISTERS		0
PRA)Bh)	GPIP7	GPIP6	TIMER A	RCV Buffer full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B
						A R	()-	
PRB)Dh)	GPIP5	GPIP4	TIMER C	TIMER D	GPIP3	GPIP2	GPIP1	GPIP0
		V V	Vriting 0 : CL Vriting 1 : UN	EAR ICHANGED	32	om		
	7		INTER		ERVICE RE	GISTERS		0
SRA)Fh)	GPIP7	GPIP6	TIMER A	RCV Buffer full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B
SRB 11h)	GPIP5	GPIP4	TIMER C	TIMER D	GPIP3	GPIP2	GPIP1	GPIP0
	7			ERRUPT M		STERS		0
MRA 13h)	GPIP7	GPIP6	TIMER A	RCV Buffer full	RCV Error	XMIT Buffer Empty	XMIT Error	TIMER B
- /								
/IRB 15h)	GPIP5	GPIP4	TIMER C	TIMER D	GPIP3	GPIP2	GPIP1	GPIP0
	L	V	/riting 0 : MA	SKED		•		

Figure 10



NESTING CMFP INTERRUPTS

In a 68000 vectored interrupt system, the CMFP is assigned to one of seven possible interrupt levels. When an interrupt is received from the CMFP, an interrupt acknowledge for that level is initiated. Once an interrupt is recognized at a particular level, interrupts at that same level or below are masked by 68000. As long as the processor's interrupt mask is unchanged, the 68000 interrupt structure will prohibit the nesting of interrupts at the same interrupt level. However, additional interrupt requests from the CMFP can be recognized before a previous channel's interrupt service routine is completed by lowering the processor's interrupt mask to the next lower interrupt level within the interrupt handler.

When nesting CMFP interrupts, it may be desirable to permit interrupts on any CMFP channel, regardless of its priority, to preempt or delay interrupt processing of an earlier channel's interrupt service request. Or, it may be desirable to only allow subsequent higher priority channel interrupt requests to supersede previously recognized lower priority interrupt requests. The CMFP interrupt structure provides this flexibility by offering two end-of-interrupt options for vectored interrupt schemes. Note that the end-of-interrupt modes are not active in a polled interrupt scheme.

SELECTING THE END-OF-INTERRUPT MODE

In a vectored interrupt scheme, the CMFP may be programmed to operate in either the automatic endof-interrupt mode or the software end-of-interrupt mode. The mode is selected by writing the S bit of the vector register (see figure 7). When the S bit is programmed to a one, the CMFP is placed in the software end-of-interrupt mode and when the S bit is a zero, all channels operate in the automatic endof-interrupt mode.

AUTOMATIC END-OF-INTERRUPT

When an interrupt vector number is passed to the processor during an interrupt acknowledge cycle, the corresponding channel's interrupt pending bit is cleared. In the automatic end-of-interrupt mode, no further history of the interrupt remains in the CMFP. The in-service bits of the interrupt in-service registers (ISRA and ISRB) are forced low. Subsequent interrupts which are received on any CMFP channel will generate an interrupt request to the processor, even if the current interrupt's service routine has not been completed.

SOFTWARE END-OF-INTERRUPT

In the software end-of-interrupt mode, the channel's associated interrupt pending bit is cleared and in addition, the channel's in-service bit of in-service register A or B is set when its vector number is passed to the processor during an IACK cycle. A higher priority channel may subsequently request interrupt service and be acknowledged, but as long as the channel's in-service bit is set, no lower priority channel may request interrupt service nor pass its vector during an interrupt acknowledge sequence.

While only higher priority channels may request interrupt service, any channel can receive an interrupt and set its interrupt pending bit. Even the channel whose in-service bit is set can receive a second interrupt. However, no interrupt service request is made until its in-service bit is cleared.

The in-service bit for a particular channel can be cleared by writing a zero to its corresponding bit in ISRA or ISRB and ones to all other bit positions. Since bits in the in-service registers can only be cleared in software and not set, writing ones to the register does not alter their contents. ISRA and ISRB may be read at any time.

GENERAL PURPOSE INPUT/OUTPUT INTERRUPT PORT

The general purpose interrupt input/output (I/O) port (GPIP) provides eight I/O lines (I0 through I7) that may be operated as either inputs or outputs under software control. In addition, these lines may optionally generate an interrupt on either a positive transition or negative transition of the input signal. The flexibility of the GPIP allows it to be configured as an 8-Bit I/O port or for bit I/O. Since interrupts are enabled on a bit-by-bit basis, a subset of the GPIP could be programmed as handshake lines or the port could be connected to as many as eight external interrupt sources, which would be prioritized by the CMFP interrupt controller for interrupt service.

6800 INTERRUPT CONTROLLER

The CMFP interrupt controller is particularly useful in a system which has many 6800-type devices. Typically, in a vectored 68000 system, 6800-type peripherals use the autovector which corresponds to their assigned interrupt level since they do not provide a vector number in response to an AC cycle. The autovector interrupt handler must then poll all 6800-type devices at that interrupt level to determine which device is requesting service. However, by tying the IRQ output from a 6800-type device to the general purpose I/O interrupt port (GPIP) of a CMFP, a unique vector number will be provided to the processor during an interrupt acknowledge cycle. This interrupt structure will significantly reduce interrupt latency for 6800-type devices and other peripheral devices which do not support vector-by-device.

GPIP CONTROL REGISTERS

The GPIP is programmed via three control registers shown in figure 11. These registers control the data direction provide user access to the port, and specify the active edge for each bit of the GPIP which will produce an interrupt. These registers are described in detail in the following paragraphs.


GPIP DATA REGISTER

The general purpose I/O data register is used to input or output data to the port. When data is written to the GPIP data register, those pins which are defined as inputs will remain in the high-impedance state. Pins which are defined as outputs will assume the state (high or low) of their corresponding bit in the data register. When the GPIP is read, data will be passed directly from the bits of the data register for pins which are defined as outputs. Data from pins defined as inputs will come from the input buffers.

ACTIVE EDGE REGISTER

The active edge register (AER) allows each of the GPIP lines to produce an interrupt on either a oneto-zero or a zero-to-one transition. Writing a zero the appropriate edge bit of the active edge register causes the associated input to generate an interrupt on the one-to-zero transition. Writing a one to the edge bit will produce an interrupt on the zero-to-one transition of the corresponding GPIP line.





Note

The transition detector is an exclusive-OR gate whose inputs are the edge bit and the input buffer. As a result, writing the EAR may cause an interruptproducing transition, depending upon the state of the input. So, the AER should be configured before enabling interrupts via the interrupt enable registers (IERA and IERB). Also, changing the edge bit while interrupts are enabled may cause an interrupt on the corresponding channel.

DATA DIRECTION REGISTER

The data direction register (DDR) allows the programmer to define I0 through I7 as inputs or outputs by writing the corresponding bit. When a bit of the data direction register is written as a zero, the corresponding interrupt I/O pin will be a high-impedance input. Writing a one to any bit of the data direction register will cause the corresponding pin to be configured as a push-pull output.



TIMERS

The CMFP contains four 8-bit timers which provide many functions typically required in microprocessor systems. The timers can supply the baud rate clocks for the on-chip serial I/O channel, generate periodic interrupts, measure elapsed time, and count signal transitions. In addition, two timers have waveform generation capability.

All timers are prescaler/counter timers with a common independent clock input (XTAL1 or XTAL2) and are not required to be operated from the system clock. Each timer's output signal toggles when the timer's main counter times out. Additionally, timers A and B have auxiliary control signals which are used in two of the operation modes. An interrupt channel is assigned to each timer and when the auxiliary control signals are used, a separate interrupt channel will respond to transitions on these inputs.

OPERATION MODES

Timers A and B are full function timers which, in addition to the delay mode, operate in the pulse width measurement mode and the event count mode. Timers C and D are delay timers only. A brief discussion of each of the timer modes follows.

DELAY MODE OPERATION

All timers may operate in the delay mode. In this mode, the prescaler is always active. The prescaler specifies the number of timer clock cycles which must elapse before a count pulse is applied to the main counter. A count pulse causes the main counter to decrement by one. When the timer has decremented down to 01 (hexadecimal), the next count pulse will cause the main counter to be reloaded from the timer data register and a time out pulse will be produced. This time out pulse is coupled to the timer's interrupt channel and, if the channel is enabled, an interrupt will occur. The time out pulse also causes the timer output pin to toggle. The output will remain in this new state until the next time out pulse occurs.

For example, if delay mode with a divide-by-10 prescaler is selected and the timer data register is loaded with 100 (decimal), the main counter will decrement once every 10 timer clock cycles. After 1,000 timer clocks, a time out pulse will be produced. This time out pulse will generate an interrupt if the channel is enabled (IERA, IERB) and in addition, the timer's output line will toggle. The output line will complete one full period every 2,000 cycles of the timer clock.


If the prescaler value is changed while the timer is enabled, the first time out pulse will occur at an indeterminate time no less than one nor more than 200 timer clock cycles. Subsequent time out pulses will then occur at the correct interval.

If the main counter is loaded with 01 (hexadecimal), a time out pulse will occur every time the prescaler presents a count pulse to the main counter. If the main counter is loaded with 00, a time out pulse will occur every 256 count pulses.

PULSE WIDTH MEASUREMENT OPERATION

Besides the delay mode, timers A and B may be programmed to operate in the pulse width measurement mode. In this mode an auxiliary control input is required; timers A and B auxiliary input lines are TAI and TBI. Also, in the pulse width measurement mode, interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI, respectively. General purpose lines I3 and I4 may still be used for I/O. A conceptual circuit of the timers





in the pulse width measurement mode is shown in Figure 12.

The pulse width measurement mode functions similarly to the delay mode, with the auxiliary control signal acting as an enable to the timer. When the control signal is active, the prescaler and main counter are allowed to operate. When the control signal is negated, the timer is stopped. So, the width of the active pulse on TAI or TBI is measured by the number of timer counts which occur while the timer is allowed to operate.

The active state of the auxiliary input line is defined by the associated interrupt channel's edge bit in the active edge register (AER). GPIP4 of the AER is the edge bit associated with TAI and GPIP3 is associated with TBI. When the edge bit is a one, the auxiliary input will be active high, enabling the timer while the input signal is at a high level. If the edge bit is low, the auxiliary input will be active low and the timer will operate while the input signal is at a low level.

The state of the active edge bit also specifies whether a zero-to-one transition or a one-to-zero transition of the auxiliary input pin will produce an interrupt when the interrupt channel is enabled. In normal operation, programming the active edge bit to a one will produce an interrupt on the zero-to-one transition of the associated input signal. Alternately, programming the edge bit to a zero will produce an interrupt on the one-to-zero transition of the input signal. However, in the pulse width measurement mode, the interrupt generated by a transition on TAI or TBI will occur on the opposite transition as that normally defined by the edge bit.

For example, in the pulse width measurement mode, if the edge bit is a one, the timer will be allowed torun while the auxiliary input TAI is high. When TAI transitions from high to low, the timer will stop and, if the interrupt channel is enabled, an interrupt will occur. By having the interrupt occur on the oneto-zero transition instead of the zero-to-one transition, the processor will be interrupted when the pulse being measured has terminated and the width of the pulse is available from the timer. Therefore, the timers act like a divide-by-prescaler that can be programmed by the timer data register and the timer's A and B control register.

After reading the contents of the timer, the main counter must be reinitialized by writing to the timer data register to allow consecutive pulses to be measured. If the timer is written after the auxiliary input signal is active, the timer will count from the previous contents of the timer data register until it counts through 01 (hexadecimal). At the time, the main counter is loaded with the value from the timer data register, a time out pulse is generated which will tog-



gle the timer output, and an interrupt may be optionally generated on the timer interrupt channel.

Note that the pulse width measured will include counts from before the main counter was reloaded. If the timer data register is written while the pulse is transitioning to the active state, an indeterminate value may be written into the main counter.

Once the timer is reprogrammed for another mode, interrupts will again occur as normally defined by the edge bit. Note that an interrupt may be generated as the result of placing the timer into the pulse width measurement mode or by reprogramming the timer for another mode. Also, an interrupt may be generated by changing the state of the edge bit while in the pulse width measurement mode.

EVENT COUNT MODE OPERATION

In addition to the delay mode and the pulse width measurement mode, timers A and B may be programmed to operate in the event count mode. Like the pulse width measurement mode, the event count mode also requires an auxiliary input signal, TAI or TBI, and the interrupt channels normally associated with I4 and I3 will respond to transitions on TAI and TBI respectively. General purpose lines I3 and I4 only function as I/O ports.

In the event count mode the prescaler is disabled, allowing each active transition on TAI and TBI to produce a count pulse. The count pulse causes the main counter to decrement by one. When the timer counts through 01 (hexadecimal), a time out pulse is generated which will cause the output signal to toggle and may optionally produce an interrupt via the associated timer interrupt channel. The timer's main counter is also reloaded from the timer data register. To count transitions reliably, the input signal may only transition once every four timer clock periods. For this reason, the input signal must have a maximum frequency equal to one-fourth that of the timer clock.

The active edge of the auxiliary input signal is defined by the associated interrupt channel's edge bit. GPIP4 of the AER specifies the active edge for TAI and GPIP3 defines the active edge for TBI. When the edge bit is programmed to a one, a count pulse will be generated on the zero-to-one transition of the auxiliary input signal. When the edge bit is programmed to a zero, a count pulse will be generated on the one-to-zero transition. Also, note that changing the state of the edge bit while the timer is in the event count mode may produce a count pulse.

Besides generating a count pulse, the active transition of the auxiliary input signal will also produce an interrupt on the I3 or I4 interrupt channel, if the interrupt channel is enabled. Typically, in the event count mode, these channels are not enabled since the timer is automatically counting transitions on the input signal. If the interrupt channel is enabled, the number of transitions could be counted in the interrupt routine without requiring the use of the timer.

TIMER REGISTERS

The four timers are programmed via three control registers and four timer data registers. Control registers TACR and TBCR and timer data registers TADR and TBDR (refer to figure 5.1) are associated with timers A and B respectively. Timers C and D are controlled by the control register TCDCR and the data registers TCDR and TDDR (refer to Figure 13).

TIMER DATA REGISTERS


Each timer's main counter is an 8-bit binary down counter. The value of the main counter may be read at any time by reading the timer's data register. The information read is the value of the counter which was captured on the last low-to-high transition of the DS pin.

The main counter is initialized by writing to the timer's data register. If the timer is stopped, data is loaded simultaneously into both the timer data register and the main counter. If the timer data register is written while the timer is enabled, the value is not loaded into the timer until the timer counts through 01 (hexadecimal). Writing the timer data register while the timer is counting through 01 (hexadecimal) will cause an indeterminate value to be loaded into the timer's main counter. The four data registers are shown in Figure 13.


TIMER CONTROL REGISTERS

Bits in the timer control registers select the operation mode, select the prescaler value, and disable the timers. Timer control registers TACR and TBCR also have bits which allow the programmer to reset out-
















put lines TA0 and TB0. These control registers are shown in Figure 14.

UNIVERSAL SYNCHRONOUS / ASYN-CHRONOUS RECEIVER-TRANSMITTER

The universal synchronous / asynchronous receiver-transmitter (USART) is a single full-duplex serial channel with a double-buffered receiver and transmitter. There are separate receive and transmit clocks and separate receive and transmit status and data bytes. The receive and transmit sections are also assigned separate interrupt channels. Each section has both a normal condition interrupt channel and an error condition interrupt channel. These channels can be optionally disabled from interrupting the processor and instead, DMA transfers can be performed using the receiver ready and transmitter ready external CMFP signals.

CHARACTER PROTOCOLS

The CMFP USART supports asynchronous and with the aid of a polynomial generator checker (PGC) supports byte synchronous character formats. These formats are selected independently of the divide-by-one and divide-by-16 clock modes.

When the divide-by-one clock mode is selected, synchronization must be accomplished externally. The receiver will sample the serial data on the rising edge of the receiver clock. In the divide-by-16 clock mode, the data is sampled at mid-bit time to increase transient noise rejection.

Also, when the divide-by-16 clock mode is selected, the USART resynchronization logic is enabled. This logic increases the channel's clock skew tolerance. When a valid transition is detected, an internal counter is reset to state zero. Transition checking is then inhibited until state four. Then at state eight, the previous state of the transition checking logic is clocked into the receive shift register.

ASYNCHRONOUS FORMAT


Variable word length and start / stop bit configurations are available under software control for asynchronous operation. The word length can be five to eight bits and one, one and one-half, or two stop bits can be selected. The user can also select odd, even, or no parity. For character lengths of less than eight bits, the assembled character will consist of the required number of data bits followed by zeros in the unused bit positions and a parity bit, if parity is enabled.

In the asynchronous format, start bit detection is always enabled. New data is not shifted into the receive shift register until a zero bit is received. When the divide-by-16 clock mode is selected, the false start bit logic is also active. Any transition must be stable for three positive receive clock edges to be considered valid. Then a valid zero-to-one transition must not occur for at least eight additional positive clock edges.

SYNCHRONOUS FORMAT

When the synchronous character format is selected, the 8-bit synchronous character loaded into the synchronous character register is compared to received serial data until a match is found. Once synchronization is established, incoming data is clocked into the receiver. The synchronous word will be continuously transmitted during an underrun condition. All synchronous characters can be optionally stripped from the receive buffer. Figure 15 shows the synchronous character register.

The synchronous character is typically written after the data word length is selected, since unused bits in the synchronous character register are zeroed out. When parity is enabled, synchronous word length is the data word length plus one. The CMFP will compute and append the parity bit for the synchronous word when a word length of eight is selected. However, if the word length is less than eight.



the user must determine the synchronous word parity and write it into synchronous character. The CMFP will then transmit the extra bit in the synchronous word as a parity bit.

USART CONTROL REGISTER

The USART control register (UCR) selects the clock mode and the character format for the receive and transmit sections. This register is shown in Figure 17.

RECEIVER

As data is received on the serial input line (SI), it is clocked into an internal 8-bit shift register until the specified number of data bits have been assembled. This character will then be transferred to the receive buffer, assuming that the last word in the receiver buffer has been read. This transfer produces a buffer full interrupt to the processor.

Reading the receive buffer satisfies the buffer full condition and allows a next data word to be transferred to the receive buffer when it is assembled. The receive buffer is accessed by reading the U-SART data register (UDR). The UDR is simply an 8bit data register used when transferring data from the CMFP and CPU.

Each time a word is transferred to the receive buffer, its status information is latched into the receiver status register (RSR). The RSR is not updated again until the data word in the receive buffer has been read. When a buffer full condition exists, the RSR should always be read before the receive buffer (UDR) to maintain the correct correspondence between data and flags. Otherwise, it is possible that after reading the UDR and prior to reading the RSR, a new word could be receive and transferred to the

				132			F	igure 17	
				G					
	7	7 USART CONTROL REGISTER							
UCR (29h)	CLK		/L0 ST1	ST0	PE	E/O	WU		
		CLEAR	ED on RESET		riting 0: C riting 1: S				
data wo	receive buffer. Its associated flags would be latched into the RSR, over-writing the flags of the previous data word. Then when the RSR were read to access the status information for the first data word, the flags for the new word would be retrieved.								
CLK	mitter at into and	the frequency of out of the recei	bit is zero, data word their respective ver and transmitter data transition	e clocks. W er at one s	hen this bi	t is a one, o e frequenc	data will be y of their re	clocked	
WLO, W	L1 Word L/ bits, and		vo bits specify th	e length of	the data w	ord exclusi	ve of start b	oits, stop	
ST0, ST			nat Control. Thes aracter format.	se two bits	select the	number of	start and	stop bits	
PE	 and also specify the character format. PE Parity Enable. When this bit is zero, no parity check will be made and no parity bit will be computed for transmission. When this bit is a one, parity will be checked by the receiver and parity will be calculated and inserted during data transmission. Note that parity is not automatically appended to the synchronous character for word lengths of less than eight bits. In this case, the parity should be written into the synchronous character register along with the synchronous word. 								
E/0		dd Parity. Wher selected.	this bit is zero,	odd parity	is selected	. When thi	s bit is a or	ne, even	
WU	Bit 0 Re	served. Must be	e maintained at 0						
ST1	ST0 Sta	art Bits Stop B	its Format	WL	1	WL0	Word L	ength	



				SYNC			
0 0 1 1	0 1 0 1	0 1 1 1	1	ASYN C ASYN C* ASYN C	0 0 1 1	0 1 0 1	8 Bits 7 Bits 6 Bits 5 Bits

(*) : Only used with divide-by-16 clock mode

RECEIVER INTERRUPT CHANNELS

The USART receive section is assigned two interrupt channels. One indicates the buffer full condition, while the other channel indicates an error condition. Error conditions include overrun, parity error, synchronous found, and break. These interrupting conditions correspond to the BF, OE, PE, and F/S or B bits of the receiver status register. These flags will function as described in 6.2.2. whether the receiver interrupt channels are enabled or disabled.

While only one interrupt is generated per character received, two dedicated interrupt channels allow separate vector numbers to be assigned for normal and abnormal receiver conditions. When a received word has an error associated with it and the error interrupt channel is enabled, an interrupt will be generated on the error channel only. However, if the error channel is disabled, an interrupt for an error condition will be generated on the buffer full interrupt channel along with interrupts produced by the buffer full condition. The receiver status register must always be read to determine which error condition produced the interrupt.

RECEIVER STATUS REGISTER

The receiver status register contains the receive buffer full flag, the synchronous strip enable, the receiver enable, and various status information associated with the data word in the receive buffer. The RSR is latched each time a data word is transferred to the receive buffer. RSR flags cannot change again until the data word has been read. The exception is the character in progress flag which monitors when a new word is being assembled in the asynchronous character format. The receiver status register is shown in Figure 18.

SPECIAL RECEIVE CONSIDERATIONS

		1						F	igure 18	
									-	
	7		REC	EIVER STA	TUS REGIS	STER		0	_	
RSR (2Bh)	BF	OE	PE	FE	F/S or B	M/CIP	SS	RE		
	CLEARED on RESET									
	Certain receive conditions relating to the overrun error flag and the break defect flag require further ex- planation. Consider the following examples :									
		ved while the the				s not produ	ce an over	rrun conditi	on. Only	
2) A nev read.	v word is re	eceived and	d the receiv	e buffer is	full. A brea	ak is receiv	ed before t	the receive	buffer is	
Both the	B and OE	flags will b	e set wher	n the buffe	r full condit	ion is satis	fied.			
BF	is cleare bit is rea	ed when the ad only.	receive bu					eive buffer register (UE		
		ord transferr ve buffer rea								
OE	Overrun receive ritten. Ti This erro	Error. An o buffer, but he OE bit is	overrun err the receive s set after the will gener	buffer is function buffer is function buffer is function buffer and buffer buff	ull. Neither buffer full c rrupt to the	the receive condition is processor	e buffer no satisfied b . The OE b	be transferre r the RSR i by reading t bit is cleared ead.	s overw- he UDR.	



Receiver Status Register (Continued)

SET : Incoming word received and receive buffer full CLEARED : Receiver status register read

PE Parity Error. This bit is set when the word transferred to the receive buffer has a parity error. This bit is cleared when the word transferred to the receive buffer does not have a parity error. SET : Word in receive buffer has a parity error

CLEARED : Word in receive buffer does not have a parity error

FE Frame Error. A frame error exists when a non-zero data word is not followed by a stop bit in the asynchronous character format. The FE bit is set when the word transferred to the receive buffer has a frame error. The FE bit is cleared when the word transferred to the receive buffer does not have a frame error.

SET : Word in receive buffer has a frame error

CLEARED : Word in receive buffer does not have a frame error

F/S or B Found/Search or Break Detect. In the synchronous character format this bit can be set or cleared by software. When the bit is a zero, the USART receiver is placed in the search mode. The incoming data is compared to the synchronous character register (SCR) and the word length counter is disabled. The F/S bit will automatically be set when a match is found and the word length counter will be enabled. An interrupt will also be produced on the receive error channel.

SET : Incoming word matches synchronous character

CLEARED : MPU writes a zero or Incoming word does not match synchronous character

In the asynchronous character format, this flag indicates a break condition. A break is detected when an all zero data word with no stop bit is received. The break condition continues until a non-zero data bit is received. The 8-bit is set when the word transferred to the receive buffer is a break indication. A break condition generates an interrupt to the processor. This bit is cleared when a non-zero data bit is received and the break condition has been acknowledged by reading the RSR at least once. An end of break interrupt will be generated when the bit is cleared.

SET : Word in receive buffer is a break

CLEARED : Break terminates and receiver status register read since beginning of break condition

- M or CIP Match/Character in Progress. In the synchronous format, this flag indicates that a synchronous character has been received. The M bit is set when the word transferred to the receive buffer matches the synchronous character register. The M bit is cleared when the word transferred to the receive buffer does not match the synchronous character register.
 - SET : Word transferred to receive buffer matches the synchronous character
- CLEARED : Word transferred to receive buffer does not match synchronous character

In the asynchronous character format, this flag indicates that a word is being assembled. The CIP bit is set when a start bit is detected. The CIP bit is cleared when the final stop bit has been received.

- SET : Start bit is detected
- CLEARED : End of word detected
- SS Synchronous Strip Enable. When this bit is a one, data words that match the synchronous character register will not be loaded into the receive buffer and no buffer full condition will be produced. When this bit is a zero, data words that match the synchronous character register will be transferred to the receive buffer and a buffer full condition will be produced.
 - SET : MPU writes a one



CLEARED : MPU writes a zero

RE Receiver Enable. When this bit is a zero, the receiver will be immediately disabled. All flags will be cleared. When this bit is a one, normal receiver operation is enabled. This bit should no be set to a one until the receiver clock is active.

SET : MPU writes a one or Transmitter is disabled in auto-turnaround mode

CLEARED : MPU writes a zero

TRANSMITTER

The transmit buffer is loaded by writing to the U-SART data register (UDR). The data word will be transferred to an internal 8-bit shift register when the last word in the shift register has been transmitted. This will produce a buffer empty condition. If the transmitter completes the transmission of word in the shift register before a new word is written to the transmit buffer, an underrun error will occur. In the asynchronous character format, the transmitter will send a mark until the transmit buffer is written. In the synchronous character format, the transmitter will continuously send the synchronous character.

The transmit buffer can be loaded prior to enabling the transmitter. After the transmitter is enabled, there is a delay before the first bit is output. The serial output line (SO) should be programmed to be high, low, or high impedance when the transmitter is enabled to force the output line to the desired state until the first bit is shifted out. Note that a one bit will always be transmitted prior to the word in the transmit shift register when the transmitter is first enabled.

When the transmitter is disabled, any word currently being transmitted will continue to completion. However, any word in the transmit buffer will not be transmitted and will remain in the buffer. So, no buffer empty condition will occur. If the buffer is empty when the transmitter is disabled, the buffer empty condition will remain, but no underrun condition will be generated when the word in transmission is completed. If no word is being transmitted when the transmitter is disabled, the transmitter will stop at the next rising edge of the internal shift clock.

In the asynchronous character format, the transmitter can be programmed to send a break. The break will be transmitted once the word currently in the shift register has been sent. If the shift register is empty, the break command will be effective immediately. An END interrupt will be generated at every normal character boundary to aid in timing the break transmission. The break will continue until the break command is cleared.

Any character in the transmit buffer at the start of a break will be transmitted when the break is terminated. If the transmit buffer is empty at the start of a break, it may be written at any time during the break. If the buffer is still empty at the end of the break, an underrun condition will exist.

Disabling the transmitter during a break condition causes the transmitter to cease transmission of the break character at the end of the current character. No end of break stop bit will be transmitted. Even if the transmit buffer is empty, no buffer empty condition will occur nor will an underrun condition occur. Also, any word in the transmit buffer will remain.

TRANSMITTER INTERRUPT CHANNELS

The USART transmit section is assigned two interrrupt channels. One channel indicates a buffer empty condition and the other channel indicates an underrun or end condition. These interrupting conditions correspond to the BE, UE, and END flag bits of the transmitter status register (TSR). The flag bits will function as described below, whether their associated interrupt channel is enabled or disabled.

TRANSMITTER STATUS REGISTER

The transmitter status register contains various transmitter error flags and transmitter control bits for selecting auto-turnaround and loopback mode. The TSR is shown in Figure 19.

DMA OPERATION



	7								0	
TSR (2Dh)	BE	UE	AT	END	В	н	L		TE	
data trai must be for the re	nsfers by u saved and eceiver or t pending r	itions are o sing the DM d checked a ransmitter a egister A is	IA handsha at the end o and by mas	ake line RF of a block. sking intern	R (receiver This is aco upts for this	ready) an omplishe s channel	d TR (t d by en . Once	ransmi abling the tra	itter ready the error insfer is co), err chan mple
	shift reg data reg Transmit b	mpty. This ister. This k jister (UDR ouffer conten asmit buffer v	oit is cleare). ts transferre	d when the	transmit b	uffer is re				
	before a or by dis : Transmit s	n Error. Thi a new word abling the t hift register asmitter statu	is loaded i ransmitter. contents tra	into the tra This bit do nsmitted bef	nsmit buffe es not nee ore transmit	r. This bit d to be cle buffer wri	t is clea eared be	ared by	reading t	he T
AT SET	Auto-Tu transmit : MPU write	irnaround. tter has bee	When this en disabled	bit is set, t	he receive	r will be o				
	End of T	ransmissio		ne transmitt	er is disabl	ed while a	chara	cter is l	hoing tran	
SET	the END when th by reena : Transmitte	will be set a e transmitte abling the t	er is disable ransmitter.	ed, the EN	smission is	s complete	e. If no v	word is	being trar	nsmitt
	the END when th by reena : Transmitte ARED : Trar	o will be set a e transmitte abling the the er disabled nsmitter enab	er is disable ransmitter. bled	ed, the ENI	smission is	scomplete set imme	e. If no v	word is	being trar END bit is	nsmitt
SET CLE#	the END when th by reena Transmitte ARED : Tran Break. synchro	D will be set a e transmitte abling the tr er disabled nsmitter enables This bit has nous chara	er is disable ransmitter. bled s no functio acter forma	ed, the ENI on in the at. In the	nsmission is D bit will be H 0	s complete set imme	e. If no vediately	word is r. The l Outp High	being tran END bit is ut Impedance	ismiti clear
SET CLE#	the END when th by reena : Transmitte ARED : Tran Break.	D will be set a e transmitte abling the tr er disabled namitter enabled This bit has nous chara onous char	er is disable ransmitter. bled a no functio acter forma acter forma	ed, the ENI on in the at. In the at, when	nsmission is D bit will be	s complete set imme	e. If no vediately	word is r. The l Outp High LOW High	being tran END bit is ut Impedance	ismiti clear
SET CLEA B	the END when th by reena Transmitter ARED : Tran Break. ⁻ Synchro asynchr this bit i transmit transmit mit shift cleared that whe	O will be set a e transmitte abling the tr abling the tr r disabled mainter enabled This bit has nous chara onous chara s set to a co ted upon th ssion of any register. A by software en B is set,	er is disable ransmitter. bled a no functio acter forma acter forma e completi / word in th break con e, the break	ed, the ENI on in the at. In the at, when k will be on of the ne trans- isists of an indication	nsmission is D bit will be	s complete set imme	e. If no vediately L 0 0 1 0 1 vith no s 1	Outp High LOW High Loopl	ut Impedance back Mode	nsmitt clear
SET CLE4 B	the END when th by reena Transmitte ARED : Tran Break. ⁻ synchro asynchr this bit i transmit transmit cleared that whe : MPU write	O will be set a e transmitte abling the tr abling the tr r disabled mainter enabled This bit has nous chara onous chara s set to a co ted upon th ssion of any register. A by software en B is set,	er is disable ransmitter. oled a no function acter forma acter for	ed, the ENI on in the at. In the at, when k will be on of the ne trans- isists of an indication	nsmission is D bit will be	s complete set imme	e. If no vediately	Outp High LOW High Loopl	ut Impedance back Mode	nsmitt clear
SET CLE4 B	the END when th by reens Transmitter ARED : Tran Break. ⁻ Synchro asynchr this bit i transmit transmit cleared that whe ARED : MPU High an	O will be set a e transmitte abling the tr abling the tr r disabled finis bit has onous chara onous chara onous chara onous chara s set to a c tred upon th ssion of any register. A by software en B is set, is a one J writes a ze d Low. The led. These	er is disable ransmitter. oled a no functio acter forma acter forma e completi / word in th break com e, the break BE cannot ero se control	ed, the ENI on in the at. In the at, when k will be on of the he trans- isists of an indication be set. bits configu	ISMISSION IS D bit will be D bit will be bit will be D bit will be b	ta word wind norma	e. If no vediately L 0 1 vith no s I transm	vord is 7. The I Outp High LOW High Loopl stop bin nission	ut Impedance back Mode it. When the will resum	nsmitt clear nis bi ne. No



TS68HC901 ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VI	Voltage on Any Pin with Respect to Ground	– 0.3 to + 7	V
V _{DD}	Supply Voltage	– 0.3 to + 7	V
T _A	Operating Temperature Range C suffix	0 to + 70	°C
T _{stg}	Storage Temperature	– 65 to + 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

THERMAL CHARACTERISTICS

Symbol	Parameter	34 34	Value	Unit
θJ _A	Thermal Resistance (Plastic)	83	50	°C/W
		CON		

-

D.C. CHARACTERISTICS

TA = 0°C to 70°C ; VCC = + 5V \pm 5% Unless Otherwise Specified

Symbol	Parameter	Test Condition	Min.	Max.	Unit
VIH	Input High Voltage except XTAL1, XTAL2		2.0	V _{CC} + .3	V
VIH	Input High Voltage XTAL1, XTAL2		V _{DD} -1.5	V _{CC} + .3	V
VIL	Input Low Voltage		- 0.3	0.8	V
Voн	Output High Voltage (except DTACK)	I _{OH} = – 120µА	4.1		V
VOL	Output Low Voltage (except DTACK)	I _{OL} = 2.0mA		0.5	V
Icc	Power Supply Current	Outputs Open		6	mA
ILI	Input Leakage Current	$V_{IN} = 0$ to V_{CC}		± 10	μΑ
ILOH	Tri-state Output Leakage Current in Float	$V_{OUT} = 2.4$ to V_{CC}		10	μΑ
ILOL	Tri-state Output Leakage Current in Float	$V_{OUT} = 0.5V$		- 10	μΑ
ЮН	DTACK Output Source Current	V _{OUT} = 2.4		- 400	μΑ
lol	DTACK Output Sink Current	V _{OUT} = 0.5		5.3	mA
PD	Power Dissipation			32	mW

All voltages are referenced to ground.



AC ELECTRICAL CHARACTERISTICS (VCC = 5.0Vdc ± 5%, GND = 0Vdc, TA = 0°C to 70°C)

Number	Characteristic	Value					Unit	
		4MHz			Hz	8N	8MHz	
		Min.	Max.	Min.	Max.	Min.	Max.	
1	CS, DS Width High	50		35		25		ns
2	R/\overline{W} , A1-A5 Valid to Falling \overline{CS} (setup)	30		25		20		ns
3	Data Valid Prior to Falling CLK	280		150		100		ns
4 ⁽³⁾	CS, IACK Valid to Falling Clock (setup)	50		50		50		ns
4a ⁽⁴⁾	Falling Clock to Next CS Low	100		80		50		ns
5	CLK Low to DTACK Low		220		180		90	ns
6	CS, DS or IACK High to DTACK High		60		55		50	ns
7	CS, DS or IACK High to DTACK Tri-state		100		100		100	ns
8	DTACK Low to Data Invalid (hold time)	0		0		0		ns
9	CS, DS or IACK High to Data Tri-state		50		50		50	ns
10	CS or DS High to R/W, A1-A5 Invalid (hold time)	0	3.	0.5	л Л	0		ns
11 ^(3,5)	Data Valid from CS Low		310	1	260		200	ns
12	Read Data Valid to DTACK Low (setup)	50		50		20		ns
13	DTACK Low to DS, CS or IACK High (hold time)	0	CC	0		0		ns
14	IEI Low to Falling CLK (setup)	50		50		50		ns
15 ⁽¹⁾	IEO Valid from Clock Low (delay)		180		180		120	ns
16	Data Valid from Clock Low (delay)		300		300		180	ns
17	IEO Invalid from IACK High (delay)		150		150		100	ns
18	DTACK Low from Clock High (delay)		180		165		100	ns
19 ⁽¹⁾	IEO Valid from IEI Low (delay)		100		100		100	ns
20	Data Valid from IEI Low (delay)		220		220		195	ns
21	Clock Cycle Time	250	1000	200	1000	125	1000	ns
22	Clock Width Low	110		90		55		ns
23	Clock Width High	110		90		55		ns
24 ⁽⁴⁾	DS Inactive to rising Clock (setup)	100		80		50		ns
25	I/O Minimum Active Pulse Width	100		100		100		ns
26	TACK Width High	2		2		2		T _{CLK}
27	I/O Data Valid from Rising \overline{CS} or \overline{DS}		450		450		350	ns
28	Receiver Ready Delay from Rising RC		600		600		200	ns
29	Transmitter Ready Delay from Rising TC		600		600		200	ns

Notes: 1. IEO only goes low if no acknowledgeable interrupt is pending. If IEO goes low, DTACK and the data bus remain tri-stated.

- 2. T_{CLK} refers to the clock applied to the MFP CLK input pin. t_{CLK} refers to the timer clock signal, regardess of whether that signal comes from the XTAL1/XTAL2 crystal clock inputs or the TAI or TBI timer inputs. 3. If the setup time is not met, CS or IACK will not be reco-
- gnized until the next falling CLK.

4. If this setup time is met (for consecutive cydes), the mi-nimum hold-off time of one clock cyde will be obtained. If not met, the hold-off will be two clock cycles.

5. Although CS and DTACK are synchronized with the clock, the data out during a read cycle is asynchronous to the clock, relying only on \overline{CS} for timing.

6. Spec. 30 applies to timer outputs TAO and TBO only.



AC ELECTRICAL CHARACTERISTICS (continued) (VCC = 5.0Vdc ± 5 %, GND = 0Vdc, TA = 0°C to 70°C)

Number	Characteristic	Value						Unit
		4MHz 5N		5M	/Hz a		1Hz	
		Min.	Max.	Min.	Max.	Min.	Max.	
30 ⁽⁶⁾	Timer Output Low from Rising Edge of \overline{CS} or \overline{DS} (A & B) (reset T _{OUT})		450		450		200	ns
31 ⁽²⁾	T _{OUT} Valid from Internal Timeout		2 t _{CLK} + 300		2 t _{CLK} + 300		2 t _{CLK} + 300	ns
32	Timer Clock Low Time	110		90		55		ns
33	Timer Clock High Time	110		90		55		ns
34	Timer Clock Cycle Time	250	1000	200	1000	125	1000	ns
35	RESET Low Time	2		1.8		1.5		μs
36	Delay to Falling INTR from External Interrupt Active Transition		380		380		250	ns
37	Transmitter Internal Interrupt Delay from Falling Edge of TC		550	14	550		350	ns
38	Receiver Buffer Full Interrupt Transition Delay from Rising Edge of RC	3	800	m.	800		400	ns
39	Receiver Error Interrupt Transition Delay from Falling Edge of RC		800		800		400	ns
40	Serial in Set Up Time to Rising Edge of RC (divide by one only)	80		70		50		ns
41	Data Hold Time from Rising Edge of RC (divide by one only)	350		325		100		ns
42	Serial Output Data Valid from Falling Edge of TC (+1)		440		420		200	ns
43	Transmitter Clock Low Time	500		450		250		ns
44	Transmitter Clock High Time	500		450		250		ns
45	Transmitter Clock Cycle Time	1.05		0.95		0.55		μs
46	Receiver Clock Low Time	500		450		250		ns
47	Receiver Clock High Time	500		450		250		ns
48	Receiver Clock Cycle Time	1.05		0.95		0.55		μs
49 ⁽²⁾	CS, IACK, DS Width Low		80		80		80	TCL
50	Serial Output Data Valid from Falling Edge of TC (÷16)		490		370		250	ns

Notes: 2. T_{CLK} refers to the clock applied to the MFP CLK input pin. t_{CLK} refers to the timer clock signal, regardess of whether that signal comes from the XTAL 1/XTAL2 crystal clock inputs or the TAI or TBI timer inputs. 6. Spec. 30 apples to timer outputs TAO and TBO only.



TIMER A.C. CHARACTERISTICS


Definitions : Error = Indicated Time Value - Actual Time Value tpsc = $t_{CLK}x$ Prescale Value Internal Timer Mode


Single Interval Error (free running) (note 2)	± 100ns
Cumulative Internal Error	0
Error between Two Timer Reads	\pm (tpsc + 4t _{CLK})
Start Timer to Stop Timer Error	+ (2t _{CLK} + 100ns) to - (tpsc + 6t _{CLK} + 100ns)
Start Timer to Read Timer Error	+ 0 to - (tpsc + 6t _{CLK} + 400ns)
Start Timer to Interrupt Request Error (note 3)	- 2t _{CLK} to - (4t _{CLK} + 800ns)

PULSE WIDTH MEASUREMENT MODE

Measurement Accuracy (note 1)	+ 2t _{CLK} to – (tpsc + 4t _{CLK})
Minimum Pulse Width	4t _{CLK}
EVENT COUNTER MODE	3 3 1 . Ch
Minimum Active Time of TAI, TBI	4t _{CLK}
Minimum Inactive Time of TAI, TBI	4t _{CLK}
Notes : 1.Error may be cumulative if repetitively performed.	


Error with respect to T_{OUT} or INT if note 3 is true.
 Assuming it is possible for the timer to make an interrupt request immediately.






Note : \overline{CS} and \overline{IACK} must be a function of \overline{DS} .









Note : $\overline{\text{CS}}$ and $\overline{\text{IACK}}$ must be a function of $\overline{\text{DS}}$.







Note : Active edge is assumed to be the rising edge.














AC ELECTRICAL CHARACTERISTICS - MULTIPLEXED BUS TIMING

(V_{CC}=5.0V V_{DC} \pm 5%, V_{SS}=0V_{DC}, T_A=0 to 70°C unless otherwise noted) See fi-

N°	Parameter	Min.	Max.	Unit
2	Cycle Time	800		ns
3	Pulse Width DS Low or RD/WR High	350		ns
4	Pulse Width DS High or RD/WR Low	340		ns
5	Pulse Width AS/ALE High	100		ns
6	Delay AS Fall to DS Rise or ALE Fall to RD/WR Fall	30		ns
7	Delay DS or RD/WR Rise to AS/ALE Rise	30		ns
8	R/W Setup Time to DS	100		ns
9	R/\overline{W} Hold Time to \overline{DS}	10		ns
10	Address Setup Time to AS/ALE	20		ns
11	Address Hold Time to AS/ALE	20		ns
12	Data Setup Time to $\overline{\text{DS}}$ or $\overline{\text{WR}}$ (Write)	280		ns
13	Delay Data to $\overline{\text{DS}}$ or $\overline{\text{RD}}$ (Read)	A State	250	ns
14	Data Hold Time to $\overline{\text{DS}}$ or WR (Write)	20		ns
15	Data Hold Time to DS or RD (Read)	0	100	ns
16	CE Setup Time to AS/ALE Fall	20		ns
17	CE Hold Time to DS, RD or WR	20		ns

Figure 31 : Multiplexed Bus Timing Motorola Type








Figure 32 : Multiplexed Bus Timing - Intel Type



Figure 33 : Typical Test Load





Figure 34 : INTR Test Load




CAPACITANCE

 $R_1 = 1.9k\Omega$

 $R_1 = 740\Omega$


	CAPACITANCE T _A = 25°C, f = 1MHz unmeasured pins returned to ground.								
Symbol	Parameter	Test Condition	Max.	Unit					
C _{IN}	Input Capacitance	Unmeasured pins returned to	10	pF					
Cout	Tri-state Output Capacitance	ground	10	pF					

Figure 35 : External Oscillator Components



CRYSTAL PARAMETERS : Parallel resonance, fundamental mode AT cut ${\sf R}_{\sf S} \le 150 \Omega ~({\sf F}_{\sf R} = 2.8 - 5.0 {\sf MHz});$ $\begin{array}{l} \mathsf{R}_{S} \leq 15022 \ (\mathsf{R}_{\mathsf{R}} = 2.0 - 2.5\mathsf{MHz}), \\ \mathsf{R}_{\mathsf{S}} \leq 300\Omega \ (\mathsf{F}_{\mathsf{R}} = 2.0 - 2.7\mathsf{MHz}) \\ \mathsf{C}_{\mathsf{L}} = 18\mathsf{pf} \ ; \ \mathsf{C}_{\mathsf{M}} = 0.02\mathsf{pf} \ ; \ \mathsf{C}_{\mathsf{h}} = 5\mathsf{pf} \ ; \ \mathsf{L}_{\mathsf{M}} = 96\mathsf{mH} \\ \mathsf{F}_{\mathsf{R}} \ (\mathsf{typ}) = 2.4576\mathsf{MHz} \end{array}$

Figure 36 : External Clock Connection.




OTHER POSSIBLE CONFIGURATION:

XTAL1 driven with a CMOS clock and XTAL2 not connected


						CL	оск т	IMING
		Value						
Symbol	Parameter	4MHz 5MHz 8MH		IHz	Unit			
		Min.	Max.	Min.	Max.	Min.	Max.	
f	Frequency of Operation	1.0	4.0	1.0	5.0	1.0	8.0	MHz
t _{cyc}	Cycle Time	250	1000	200	1000	125	1000	ns
tCL, tCH	Clock Pulse Width	110	480	90	480	55	480	ns
t _{Cr} , t _{Cf}	Rise and Fall Times	-	15	-	10	-	10	ns



48 PIN PLASTIC DUAL-IN-LINE PACKAGE, 600 MIL WIDTH (P)



52 PIN PLASTIC LEADLESS CHIP CARRIER PACKAGE (FN)





TS68HC901 ORDERING INFORMATION

Part Number	Package Type	Max. Clock Frequency	Temperature Range
TS68HC901CP4 TS68HC901CP5 TS68HC901CP8	Plastic DIP	4.0MHz 5.0MHz 8.0MHz	0 to 70°C
TS68HC901CFN4 TS68HC901CFN5 TS68HC901CFN8	PLCC	4.0MHz 5.0MHz 8.0MHz	0 to 70°C



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics are not authorized for use as critical components in life support devices or

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All rights reserved.

Purchase of I²C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system is granted provided that the system conforms to the I²C Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

