

Regulating Pulse Width Modulators

FEATURES

- 8 to 35V Operation
- 5.1V Buried Zener Reference Trimmed to ±0.75%
- 100Hz to 500kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-Start
- Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout with Hysteresis
- Latching PWM to Prevent Multiple
 Pulses
- Dual Source/Sink Output Drivers
- Low Cross Conduction Output Stage
- Tighter Reference Specifications

DESCRIPTION

The UC1525B/1527B series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V buried zener reference is trimmed to ±0.75% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state. The UC1527B utilizes OR logic which results in a HIGH output level when OFF.



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

All currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages.

RECOMMENDED OPERATING CONDITIONS (Note 1)

Input Voltage (+VIN)	+8V to +35V
Collector Supply Voltage (VC)	+4.5V to +35V
Sink/Source Load Current (steady state)	0 to 100mA
Sink/Source Load Current (peak)	0 to 400mA
Reference Load Current	0 to 20mA
Oscillator Frequency Range	100Hz to 400kHz
Oscillator Timing Resistor	\dots 2k Ω to 150k Ω
Oscillator Timing Capacitor	0.001µF to 0.1µF
Dead Time Resistor Range	0Ω to 500Ω
Note 1: Range over which the device is function	onal and parame-
ter limits are guaranteed.	



ELECTRICAL CHARACTERISTICS:Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.

		UC1525B/UC2525B UC1527B/UC2527B		UC3525B UC3527B				
PARAMETER	TEST CONDITIONS	MIN TYP MAX			MIN	TYP	MAX	UNITS
Reference Section								
Output Voltage	$T_J = 25^{\circ}C$	5.062	5.10	5.138	5.036	5.10	5.164	V
Line Regulation	VIN = 8V to $35V$		5	10		5	10	mV
Load Regulation	$I_L = 0mA$ to 20mA		7	15		7	15	mV
Temperature Stability (Note 2)	Over Operating Range		10	50		10	50	mV
Total Output Variation	Line, Load, and Temperature	5.036		5.164	5.024		5.176	V
Short Circuit Current	VREF = 0, T _J =25°C		80	100		80	100	mA
Output Noise Voltage (Note 2)	10Hz ≤ f ≤10kHz, T _J = 25°C		40	200		40	200	μVrms
Long Term Stability (Note 2)	T _J = 125°C, 1000 Hrs.		3	10		3	10	mV

ELECTRICAL CHARACTERISTICS:Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.

		UC1525B/UC2525B UC1527B/UC2527B		UC3525B UC3527B				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Oscillator Section (Note 3)								
Initial Accuracy (Notes 2 & 3)	$T_J = 25^{\circ}C$		±2	±6		±2	±6	%
Voltage Stability (Notes 2 & 3)	VIN = 8V to 35V		±0.3	±1		±1	±2	%
Temperature Stability (Note 2)	Over Operating Range		±3	±6		±3	±6	%
Minimum Frequency	$RT = 200k\Omega$, $CT = 0.1\mu F$			120			120	Hz
Maximum Frequency	RT = 2kΩ, CT = 470pF	400			400			kHz
Current Mirror	$I_{RT} = 2mA$	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude (Notes 2 & 3)		3.0	3.5		3.0	3.5		V
Clock Width (Notes 2 & 3)	$T_J = 25^{\circ}C$	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current	Sync Voltage = 3.5V		1.0	2.5		1.0	2.5	mA
Error Amplifier Section (VCM = 5.1V)		36		-				
Input Offset Voltage	4	12	0.5	5		2	10	mV
Input Bias Current			1	10		1	10	μΑ
Input Offset Current		.0		1			1	μΑ
DC Open Loop Gain	RL ≥ 10 MegΩ	60	75		60	75		dB
Gain-Bandwidth Product (Note 2)	$A_V = 0$ dB, $T_J = 25^{\circ}$ C	1	2		1	2		MHz
Output Low Level			0.2	0.5		0.2	0.5	V
Output High Level		3.8	5.6		3.8	5.6		V
Common Mode Rejection	$V_{CM} = 1.5V$ to 5.2V	60	75		60	75		dB
Supply Voltage Rejection	VIN = 8V to $35V$	50	60		50	60		dB
PWM Comparator								
Minimum Duty Cycle				0			0	%
Maximum Duty Cycle (Note 3)		45	49		45	49		%
Input Threshold (Note 3)	Zero Duty Cycle	0.7	0.9		0.7	0.9		V
Input Threshold (Note 3)	Maximum Duty Cycle		3.3	3.6		3.3	3.6	V
Input Bias Current (Note 2)			0.05	1.0		0.05	1.0	μΑ
Shutdown Section								
Soft Start Current	V _{SHUTDOWN} = 0V, V _{SOFTSTART} = 0V	25	50	80	25	50	80	μΑ
Soft Start Low Level	$V_{SHUTDOWN} = 2.5V$		0.4	0.7		0.4	0.7	V
Shutdown Threshold	To outputs, $V_{SOFTSTART} = 5.1V$, $T_J = 25$ °C	0.6	0.8	1.0	0.6	0.8	1.0	V
Shutdown Input Current	$V_{SHUTDOWN} = 2.5V$		0.4	1.0		0.4	1.0	mA
Shutdown Delay (Note 2)	$V_{SHUTDOWN} = 2.5V, T_J = 25^{\circ}C$		0.2	0.5		0.2	0.5	μs
Output Drivers (Each Output) (Vc = 20)	V)							
Output Low Level	$I_{SINK} = 20 \text{mA}$		0.2	0.4		0.2	0.4	V
	I _{SINK} = 100mA		1.0	2.0		1.0	2.0	V
Output HIgh Level	I _{SOURCE} = 20mA	18	19		18	19		V
	I _{SOURCE} = 100mA	17	18		17	18		V
Undervoltage Lockout	V_{COMP} and $V_{SOFTSTART} =$ High	6	7	8	6	7	8	V
Collector Leakage	VC = 35V			200			200	μΑ

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1525B and UC1527B; $-40^{\circ}C$ to $+85^{\circ}C$ for the UC2525B and UC2527B; $0^{\circ}C$ to $+70^{\circ}C$ for the UC3525B and UC3527B; +VIN = 20V, $T_A = T_J$.

		UC1525B/UC2525B UC1527B/UC2527B		UC3525B UC3527B					
PARAMETER	TEST CONDITIONS	MIN TYP MAX			MIN	TYP	MAX	UNITS	
Output Drivers (Each Output) (VC = 20V) (cont.)									
Rise Time (Note 2)	C _L = 1nF, T _J = 25°C		100	600		100	600	ns	
Fall Time (Note 2)	$C_L = 1nF, T_J = 25^{\circ}C$		50	300		50	300	ns	
Cross conduction charge	Per cycle, T _J = 25°C		30			30		nc	
Total Standby Current									
Supply Current	VIN = 35V		14	20		14	20	mA	

Note 2: Ensured by design. Not 100% tested in production.

Note 3: Tested at fosc= 40kHz (R_T = 3.6K Ω , C_T = 0.01 μ F, R_D = 0 Ω). Approximate oscillator frequency is defined by:

$$f = \frac{1}{C_T \cdot \left(0.7 \cdot R_T + 3R_D\right)}$$

PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS





PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS

Shutdown Options (See Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100μ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by ap-



plying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn-off signal to the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.





LAB TEST FIXTURE





PACKAGE OPTION ADDENDUM

10-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-8951105EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-8951105V2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-8951105VEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
UC1525BJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1525BJ883B	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1525BJQMLV	ACTIVE	CDIP	J	16		TBD	Call TI	Call TI
UC1525BLQMLV	ACTIVE	LCCC	FK	20		TBD	Call TI	Call TI
UC2525BDWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2525BDWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3525BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3525BDWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3525BDWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3525BN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3525BNG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3527BN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3527BNG4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Oct-2005

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

PINS ** 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.

- \triangle Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated