73K224L V.22bis, V.22, V.21, Bell 212A, 103 Single-Chip Modem

Simplifying System Integration™

DATA SHEET

JUNE 2008

DESCRIPTION

The 73K224L is a highly integrated single-chip modem IC which provides the functions needed to construct a V.22bis compatible modem, capable of 2400 bit/s full-duplex operation over dial-up lines. The 73K224L offers excellent performance and a high level of functional integration in a single 28-pin DIP package. This device supports V.22bis, V.22, V.21, Bell 212A and Bell 103 modes of operation, allowing both synchronous and asynchronous communication. The 73K224L is designed to appear to the systems designer as a microprocessor peripheral, and will popular easily interface with single-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or via an optional serial control bus. An ALE control line simplifies address demultiplexing. Data communications normally occur through a separate serial port. The 73K224L is pin and software compatible with the 73K212L and 73K222L singlechip modem ICs, allowing system upgrades with a single component change.


The 73K224L operates from a single +5V supply for low power consumption.

The 73K224L is ideal for use in either free-standing or integral system modem products where full-duplex (continued)

FEATURES

- One-chip multi-mode V.22bis/V.22/V.21 and Bell 212A/103 compatible modem data pump
- FSK (300 bit/s), DPSK (600, 1200 bit/s), or QAM (2400 bit/s) encoding
- Pin and software compatible with other TERIDIAN Semiconductor Corporation K-Series 1-chip modems
- Interfaces directly with standard microcontrollers (80C51 typical)
- Parallel microcontroller bus for modem control and status monitoring functions
- Selectable asynch/synch with internal buffer/debuffer and scrambler/descrambler functions
- All synchronous and asynchronous operating modes (internal, external, slave)
- Adaptive equalization for optimum performance over all lines
- Programmable transmit attenuation (16 dB, 1 dB steps), selectable receive boost (+18 dB)
- Call progress, carrier, answer tone, unscrambled mark, S1, and signal quality monitors
- DTMF, answer and guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit, S1 pattern
- CMOS technology for low power consumption (typically 100 mW @ 5V) with power-down mode (15 mW @ 5V)
- TTL and CMOS compatible inputs and outputs

BLOCK DIAGRAM





DESCRIPTION (continued)

2400 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption, and efficient packaging simplify design requirements and increase system reliability.

The 73K224L is designed to be a complete V.22bis compatible modem on a chip. The complete modem requires only the addition of the phone line interface, a microcontroller for modem control and status monitoring, and RS-232 level converters for a typical system. Many functions were included to simplify implementation of typical modem designs. In addition to the basic 2400 bit/s QAM, 600/1200 bit/s DPSK and 300 bit/s FSK modulator/demodulator sections, the device also includes SYNCH/ASYNCH converters. scrambler/descrambler, call progress tone detect, DTMF tone generator capabilities and handshake pattern detectors. V.22bis, V.22, V.21 and Bell 212A/103 modes are supported (synchronous and asynchronous) and test modes are provided for diagnostics. Most functions are selectable as options and logical defaults are provided.

OPERATION

QAM MODULATOR/DEMODULATOR

The 73K224L encodes incoming data into quad-bits represented by 16 possible signal points with specific phase and amplitude levels. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited telephone network. The modulator transmits this encoded data using either a 1200 Hz (originate mode) or 2400 Hz (answer mode) carrier. The demodulator, although more complex, essentially reverses this procedure while also recovering the data clock from the incoming signal. Adaptive equalization corrects for varying line conditions by automatically changing filter parameters to compensate for line characteristics.

DPSK MODULATOR/DEMODULATOR

The 73K224L modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A/V.22 standards. The base-band signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire PSTN line. Transmission occurs on either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit

DATA SHEET

stream. The demodulator also recovers the clock, which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). Adaptive equalization is also used in DPSK modes for optimum operation with varying line conditions.

FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. The Bell 103 standard frequencies of 1270 and 1070 Hz (originate mark and space) and 2225 and 2025 Hz (answer mark and space) are used when this mode is selected. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are automatically bypassed in the FSK modes.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering corresponds to a 75% square root of raised Cosine frequency response characteristic.

ASYNCHRONOUS MODE

mode is used The Asynchronous for communication with asynchronous terminals which may communicate at 600,1200, or 2400 bit/s +1%, -2.5% even though the modem's output is limited to the nominal bit rate ±.01% in DPSK and QAM modes. When transmitting in this mode the serial data on the TXD input is passed through a rate converter which inserts or deletes stop bits in the serial bit stream in order to output a signal that is the nominal bit rate ±.01%. This signal is then routed to a data scrambler and into the analog modulator where quad-bit/di-bit encoding results in the output signal. Both the rate converter and scrambler can be bypassed for handshaking, and synchronous operation as selected. Received data is processed in a similar fashion except that the



rate converter now acts to reinsert any deleted stop bits and output data to the terminal at no greater than the bit rate plus 1%. An incoming break signal (low through two characters) will be passed through without

incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended Overspeed mode, which allows selection of an output overspeed range of either +1% or +2.3%. In the extended Overspeed mode, stop bits are output at 7/8 the normal width.

Both the SYNC/ASYNC rate converter and the data descrambler are automatically bypassed in the FSK modes.

SYNCHRONOUS MODE

Synchronous operation is possible only in the QAM or DPSK modes. Operation is similar to that of the Asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 or 2400 Hz signal in Internal mode and is connected internally to the RXCLK pin in Slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The asynch/synch converter is bypassed when Synchronous mode is selected and data is transmitted at the same rate as it is input.

DATA SHEET

PARALLEL BUS INTERFACE

Eight 8-bit registers are provided for control, option select, and status monitoring. These registers are addressed with the ADO, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as seven consecutive memory locations. Six control registers are read/write memory. The detect and ID registers are read only and cannot be modified except by modem response to monitored parameters.

SERIAL CONTROL MODE

The serial Command mode allows access to the 73K224 control and status registers via a serial control port. In this mode the AD0, AD1, and AD2 lines provide register addresses for data passed through AD7 (DATA) pin under control of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines. A read operation is initiated when the $\overline{\text{RD}}$ line is taken low. The next eight cycles of EXCLK will then transfer out eight bits of the selected address location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of EXCLK. $\overline{\text{WR}}$ is then pulsed low and data transfer into the selected register occurs on the rising edge of $\overline{\text{WR}}$.

DTMF GENERATOR

The DTMF generator controls the sending of the sixteen standard DTMF tone pairs. The tone pair sent is determined by selecting TRANSMIT DTMF (bit D4) and the 4 DTMF bits (D0-D3) of the TONE register. Transmission of DTMF tones from TXA is gated by the TRANSMIT ENABLE bit of CR0 (bit D1) as with all other analog signals.



PIN DESCRIPTION

POWER

NAME	TYPE	DESCRIPTION
GND	I	System Ground.
VDD	I	Power supply input, 5V -5% +10%. Bypass with 0.22 μF and 22 μF capacitors to GND.
VREF	0	An internally generated reference voltage. Bypass with 0.22 μF capacitor to GND.
ISET	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 $M\Omega$ resistor. Iset should be bypassed to GND with a 0.22 μF capacitor.

PARALLEL MICROPROCESSOR INTERFACE

ALE	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on $\overline{\text{CS}}$.
AD0- AD7	I/O /Tristate	Address/data bus. These bidirectional tri-state multiplexed lines carry information to and from the internal registers.
CS	I	Chip select. A low on this pin allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if \overline{CS} (latched) is not active. \overline{CS} is latched on the falling edge of ALE.
CLK	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in QAM/DPSK modes only. The pin defaults to the crystal frequency on reset.
INT	0	Interrupt. This open drain /weak pull-up, output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay active until the processor reads the detect register or does a full reset.
RD	I	Read. A low requests a read of the 73K224L internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	I	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, CR2, CR3, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.
WR	I	Write. A low on this informs the 73K224L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are active (low).

NOTE: The serial control mode is provided by tying ALE high and $\overline{\text{CS}}$ low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become the address only.



DTE USER INTERFACE

NAME	TYPE	DESCRIPTION
EXCLK	I	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous transmit data available on the TXD pin. Also used for serial control interface.
RXCLK	O/ Tristate	Receive Clock. Tri stateable. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch QAM or DPSK valid output data. RXCLK will be active as long as a carrier is present.
RXD	O/ Weak Pull-up	Received Digital Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	O/ Tristate	Transmit Clock. Tri stateable. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	I	Transmit Digital Data Input. Serial data for transmission is input on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (2400/1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be +1%, -2.5% or +2.3%, -2.5 % in extended overspeed mode.

ANALOG INTERFACE AND OSCILLATOR

RXA	I	Received modulated analog signal input from the phone line.
TXA	0	Transmit analog output to the phone line.
XTL1	I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel
XTL2	I/O	mode crystal. Two capacitors from these pins to ground are also required for proper crystal operation. Consult crystal manufacturer for proper values. XTL2 can also be driven from an external clock.



REGISTER DESCRIPTIONS

Eight 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in serial mode, or the AD0, AD1 and AD2 lines in parallel mode. The address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the 73K224L internal state. DR is a detect register

which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. CR2 is the primary DSP control interface and CR3 controls transmit attenuation and receive gain adjustments. All registers are read/write except for DR and ID, which are read only. Register control and status bits are identified below:

REGISTER BIT SUMMARY


		ADDRESS				DATA BIT	NUMBER			
REGISTER	3	AD - A0	D7	D6	D5	D4	D3	D2	D1	DO
CONTROL REGISTER 0	CR0	000	MODULATION OPTION	MODULATION TYPE 1	MODULATON TYPE 0	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	RECEIVE LEVEL	PATTERN S1 DET	RECEIVE DATA	UNSCR. MARK DETECT	CARRIER DETECT	SPECIAL TONE DETECT	CALL PROGRESS DETECT	SIGNAL QUALITY
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTOL	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2/ 4W/FDX	DTMF1/ EXTENDED OVERSPEED	DTMF0/ GUARD/ ANSWER
CONTROL REGISTER 2	CR2	100	0	SPECIAL REGISTER ACCESS	CALL INITIALIZE	TRANSMIT S1	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE
CONTROL REGISTER 3	CR3	101	TXDALT	TRISTATE TX/RXCLK	0	RECEIVE GAIN BOOST	TRANSMIT ATTEN. 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0
SPECIAL REGISTER	SR	101	0	TX BAUD CLOCK	RX UNSCR. DATA	0	TXD SOURCE	SQ SELECT 1	SQ SELECT 0	0
ID REGISTER	ID	110	ID	ID	ID	ID	х	Х	х	1

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software



REGISTER ADDRESS TABLE



00XX=73K212AL, 322L, 321L 01XX=73K221AL, 302L 10XX=73K222AL, 222BL 1100=73K224L 1110=73K324L



CONTROL REGISTER 0

	D7	D6	D5	ı	D4	D3	D2	D1	D0		
CR0 000	MODUL OPTION		MODUL. TYPE 0		NSMIT DE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT NO).	NAME	CON	IDITIO	N	DESCRIPTION					
D0		Answer/ Originate		0		Selects answer mode (transmit in high band, receive in low band).					
				1		Selects originate mode (transmit in low band, receive in high band).					
D1		Transmit		0		Disables transmi	t output at TXA	٨.			
		Enable		1		Enables transmit	output at TXA	١.			
						Note: Transmit E of Answer Tone		set to 1 to allo	w activation		
			D5 D4	1 D3	D2						
			0 0	0		Selects power down mode. All functions disabled digital interface.					
D5, D4, D3, D2				0		Internal synchronous mode. In this mode TXCLK is an internally derived 600,1200 or 2400 Hz signal. Serial in data appearing at TXD must be valid on the rising edge TXCLK. Receive data is clocked out of RXD on the falli edge of RXCLK.					
			0 0	1		External synchro internal synchror EXCLK pin, and supplied externa	nous, but TXCI a 600, 1200 oi	K is connected	d internally to		
			0 0	1		Slave synchrono synchronous mo RXCLK pin in thi	des. TXCLK is				
			0 1	0		Selects asynchrodata bits, 1 stop		3 bits/characte	(1 start bit, 6		
			0 1	0		Selects asynchrodata bits, 1 stop		9 bits/characte	1 start bit, 7		
			0 1	1		Selects asynchro 8 data bits, 1 sto		10 bits/characte	er (1 start bit,		
			0 1	1	1	Selects asynchro 8 data bits, Parity			er (1 start bit,		
			1 X	0	0	Selects FSK ope	ration.				
D6 D5		Modulation	De	5 D5							
D6,D5		Modulation Type	1	0		QAM					
		71-	0	0		DPSK					
			0	1		FSK					



CONTROL REGISTER 0 (continued)

0.7.4	D7	7	D6	D5	D4	D3	D2	D1	D0		
CR0 000	- 1 K/(C)[)[[] [K/(C)[)[[] [MODUL. TYPE 0	TRANSMIT MODE 2	TRANSMIT TRANSMIT MODE 1		TRANSMIT ENABLE	ANSWER/ ORIGINATE			
BIT NO	IT NO. NAME		CON	DITION	DESCRIPTION						
D7	Modulation Option			0	QAM selects FSK selects 10	2400 bit/s. 3 mode.	DPSK selec	ots 1200 bit/s.			
	1		1	DPSK selects 6 FSK selects V.:							

CONTROL REGISTER 1

	D7	D6			D5	D4	D3	D2	D1	D0		
CR1 001	TRANSMIT PATTERN 1	TRANS PATTE 0				BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0		
BIT NO.	NAME	•	(COND	ITION	DESCRI	DESCRIPTION					
				D1	D0							
D1, D0	Test N	/lode		0	0	Selects r	Selects normal operating mode.					
				0	1	signal ba the same the TXA	Analog loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to us the same carrier frequency as the transmitter. To squele the TXA pin, TRANSMIT ENABLE bit as well as Tone Rebit D2 must be low.					
					0	back to	Selects remote digital loopback. Received data is looped back to transmit data internally, and RXD is forced to a mark. Data on TXD is ignored.					
				1	1		Selects local digital loopback. Internally loops TXD back RXD and continues to transmit data carrier at TXA pin.					
D2	Reset			C)	Selects r	ormal operat	ion.				
		1		(CR0, CR CR3 bit	Resets modem to power down state. All control register bit (CR0, CR1, CR2, CR3 and Tone) are reset to zero excep CR3 bit D2. The output of the clock pin will be set to the crystal frequency.							
D3	D3 Clock Control			0		Selects 1	Selects 11.0592 MHz crystal echo output at CLK pin.					
			1		Selects 1 modes of		rate, output	at CLK pin in	DPSK/QAM			



CONTROL REGISTER 1 (continued)

		D7 D6			D:	5	D4	D3	D2	D1	D0	
CR1 001		RANSMIT TRANS PATTERN PATTE 1 0			DETE	ENABLE BY SC INT.		CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
BIT NO.		NA	ME	С	ONDIT	ΓΙΟΝ	DESCRI	PTION				
D4		71	ass mbler		0		Selects no scramble	•	. DPSK and Q	AM data is pas	sed through	
		- I - II - D			1		Selects S routed ar	QAM data is				
D5	Enable Detect Interrupt				0		Disables disabled	are normally				
					1		change in tone and the TX expression of the transfer of the tr	Enables INT output. An interrupt will be generate change in status of DR bits D1-D4 and D6. The tone and call progress detect interrupts are masked the TX enable bit is set. Carrier detect is masked v DTMF is activated. All interrupts will be disable device is in power down mode.				
					D7 I	D6						
D7, D6		Transmit Pattern			0	0		Selects normal data transmission as controlled by the state of the TXD pin.				
					0	1	Selects an alternating mark/space tramodem testing and handshaking. Also use generation. See CR2 bit D4.					
					1	0	Selects a	constant ma	nt mark transmit pattern.			
					1	1	Selects a	constant sp	ace transmit	pattern.		

DETECT REGISTER

		D7	D6	i	D5	D4	D3	D2	D1	D0		
DR 010	L	ECEIVE S1 LEVEL PATTE DICATOR DETE		ERN	RECEIVE DATA	UNSCR MARK. DETECT	CARR. DETECT	ANSWER TONE DETECT	CALL PROG. DETECT	SIGNAL QUALITY INDICATOR		
BIT NO.	BIT NO. NAME		ΛE	C	ONDITION	DESCRIP	DESCRIPTION					
D0			•		0	Indicates	Indicates normal received signal.					
		Indica	ator	1		Indicates rate). Inte	low receive racts with s	ed signal qu pecial regist	ality (above a er bits D2, D1	average error		
D1				0		No call pr	No call progress tone detected.					
	D1 Call Progress Detect		ect		1	detection	circuitry is		energy in th	call progress e normal 350		



DETECT REGISTER (continued)

		D7	D6	D5		D4	D3	D2	D1	D0		
DR 010	LE	CEIVE EVEL CATOR	S1 PATTERN DETECT	RECEIVE DATA	ı	NSCR. MARK ETECT	CARR. DETECT	ANSWER TONE DETECT	CALL PROG.	SIGNAL QUALITY INDICATOR		
BIT NO.		NA	NAME CONDITION DESCRIPTION									
D2			er Tone	0	0 No answer tone detected.							
		Rec	eived	1		In Call Init mode, indicates detection of 2225 Hz answer tone in Bell mode (TR bit D0=0) or 2100 Hz if in CCITT mode (TR bit D0=1). The device must be in originate mode for detection of answer tone. Both answer tones are detected in demod mode.						
D3		Carrie	Detect	0		No carr	ier detected ir	n the receive	channel.			
				1		Indicate channe		as been de	een detected in the received			
D4			ambled	0		No uns	crambled mar	k.				
		Mark	Detect	1			es detection of hould be time			the received		
D5		Receiv	/e Data			the sar		output on the		n. This data is but it is not		
D6			attern	0		No S1	pattern being	received.				
		De	tect	1		S1 pattern detected. Should be time qualified by software S1 pattern is defined as a double di-bit (001100 unscrambled 1200 bit/s DPSK signal. Pattern must be aligned with baud clock to be detected.						
D7			re Level cator	0			ed signal level l ive gain boost (+		ld, (typical ≈ -	25 dBm0); can		
				1		Receive	ed signal abov	e threshold.				

TONE REGISTER

		D 7	D6		D	5		D4	D3	D2	D1	D0
TR 011	011 OUTPUT CONTR.		TRANSMI GUARD TONE	ANS		NSMIT TE SWER ONE		RANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1/ EXTENDED OVER-SPEED	DTMF 0/ ANSWER/ GUARD
BIT NO.	BIT NO. NAME		IAME	C	CONDITION			DESCRIPTION				
				D6	D5	D4	D0	D0 intera	acts with bi	ts D6, D5, a	and D4 as show	n.
D0			TMF 0/	Χ	Х	1	Χ	Transmi	DTMF ton	ies.		
	Ar		er/ Guard Tone	Х	1	0	0	Select B TR bit D		nswer tone	. Interacts with	DR bit D2 and
				Х	1	0	1	Select C and TR I		e answer t	one. Interacts w	ith DR bit D2



TONE REGISTER (continued)

	D7		D6		D5		D	4	D3	D2	D1	D0
TR 011	RXD OUTPU CONTI	JT	TRANSMIT GUARD TONE	-			ISMIT MF	MF WIRE FDX EXTENDED ANS			DTMF 0/ ANSWER/ GUARD	
BIT N	Ο.		NAME	С	OND	ITIC	N	DESCRIPTION				
			DT145 0/	D6	D5	D4	D0	D0 in	teracts with	bits D6, D5	, and D4 as sho	wn.
D0		Ar	DTMF 0/ nswer/ Guard	1	0	0	0	Select 1800 Hz guard tone.				
			Tone	1	0	0	1	Select 550 Hz guard tone.				
D 4	DTMF 1/ Extended			D4	D1		D1 interacts with D4 as shown.					
D1				0	0		Asynchronous QAM or DPSK +1.0% -2.5%. (normal)					
		(Overspeed		0	1		Asynchronous QAM or DPSK +2.3% -2.5%. (extende overspeed)				
					D4	D2	<u> </u>					
D2			DTMF 2/4		0	0		Seled	cts 2 wire d	uplex or half	duplex	
select bit C trans not h						ted. The re R0 D0 in mitter is in	eceive path terms of hig the same b tude filtering	olex in the mo corresponds to th or low band and as the rect or equalization	selection. The eiver, but does			



TONE REGISTER (continued)

	D7		D6	D5		D4	D3	[)2			D1	D0
TR 011	RXD OUTPU CONTR		TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE		RANSMIT DTMF 3 DTMF			IF 2/4 E FDX		DTMF 1/ EXTENDED OVER- SPEED		DTMF 0/ ANSWER GUARD
BIT N	Ο.		NAME	CONDITIO	N	DESC	CRIPTION						
D3, D2 D1, D0			DTMF 3, 2, 1, 0	D4 = 1		when		and 7	TX en	able			e transmitted it D1) is set.
							BOARD VALENT		MF C D2			T LOW	ONES / HIGH
							1	0	0	0	1	697	1209
							2	0	0	1	0	697	1336
							3	0	0	1	1	697	1477
							4	0	1	0	0	770	1209
							5	0	1	0	1	770	1336
							6	0	1	1	0	770	1477
							7	0	1	1	1	852	1209
							8	1	0	0	0	852	
							9	1	0	0	1	852	
							0	1	0	1	0	941	1336
							*	1	0	1	1	941	1209
							#	1	1	0	0	941	1477
							Α	1	1	0	1	697	
							В	1	1	1	0	770	
							С	1	1	1	1	852	
			T)/ DTM			D :	D	0	0	0	0	941	1633
D4			TX DTMF (Transmit	0		Disable DTMF.							
DTMF)						continu		n this	bit is				e transmitted overrides all

Note: DTMF0 - DTMF2 should be set to an appropriate state after DTMF dialing to avoid unintended operation.



TONE REGISTER (continued)

	D7		D6)5		D4	D3	D2	D1	D0		
TR 011	RXD OUTPL CONTR	JT	TRANSMIT GUARD TONE			ANSMIT DTMF	DTMF 3	DTMF 2/4 WIRE FDX	DTMF 1/ EXTENDED OVER-SPEED	DTMF 0/ ANSWER/ GUARD			
BIT N	Ο.		NAME	COND	NDITION DESCRIPTION								
D5	D5 Transmit Answer Tone				D4	D0	with D	D5 interacts with bits D4 and D0 as shown. Also interacts with DR bit D2 in originate mode. See Detect Register description.					
	, who were reme			0	0	Χ	Disabl	Disables answer tone generator.					
				1	0	0	In answer mode, a Bell 2225 Hz tone is transmitted continuously when the Transmit Enable bit is set.						
				1	0	1	Likewi	se, a CCIT	T 2100 Hz ar	nswer tone is trai	nsmitted.		
D6			Transmit		0		Disabl	es guard to	ne generator				
		Guard Tone 1 Enables guard tone generator. (See D0 for selection of guard tones.) Bit D4 must be zero.						selection of					
D7		F	RXD Output		0		Enable	es RXD pin	. Receive dat	a will be output	on RXD.		
	Control		1			Disables RXD pin. The RXD pin reverts to a high impedance with internal weak pull-up resistor.							

CONTROL REGISTER 2

	D7		D6	D5	D4		D3	D2	D1	D0		
CR2 100	0		SPEC REG ACCESS	CALL INIT	TRANS S1		16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE		
BIT NO.	BIT NO. NAME CONDITION					DESCRIPTION						
·			Equalizer	0		The adaptive equalizer is in its initialized state.						
Enable 1 The adaptive equalizer is enabled. This bit is us handshakes to control when the equalizer should cal its coefficients.												
D1		٦	rain Inhibit	0		The	adaptive ed	qualizer is acti	ve.			
				1		The	adaptive ed	qualizer coeffic	cients are froz	en.		
D2		R	ESET DSP	0		The	DSP is inac	ctive and all va	ariables are in	itialized.		
				1		The bits	DSP is run	ning based or	the mode se	t by other control		
D3						The receiver and transmitter are using the same decision plane (based on the Modulator Control Mode).						
						The receiver, independent of the transmitter, is forced into a 16 point decision plane. Used for QAM handshaking.						



CONTROL REGISTER 2 (continued)

	D7	D6	D5	D4		D3	D2	D1	D0	
CR2 100	0	SPEC REG ACCESS	CALL INIT	TRANS S1	MIT	16WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE	
BIT NO.		NAME	CONDIT	ΓΙΟΝ						
D4		Transmit S1	0		The transmitter when placed in alternating mark/space mode transmits 0101 scrambled or not dependent on the bypass scrambler bit.					
			1		When this bit is 1 and only when the transmitter is placed in alternating mark/space mode by CR1 bits D7, D6, and in DPSK or QAM, an unscrambled repetitive double dibit pattern of 00 and 11 at 1200 bit/s (S1) is sent.					
D5 Call Init 0 DEMOD m pattern der answer ton					ern detection ver tones ar	n based on	the various demod mode of	demodulation and mode bits. Both concurrently (wide		
			1				de: The DSF d call progres		scrambled mark,	
D6		Special	0		Norr	nal CR3 ac	cess.			
		Register Access	1			CIAL REG			vs access to the REGISTER for	
D7	1	Not used at this time	0	0 Only write zero to this bit.						

CONTROL REGISTER 3

	D7	D6	D5		D4	D3	D2	D1	D0		
CR3 101	TXDAL	T TRISTATE TX/RXCLK	0	В	CEIVE OOST IABLE	ATTEN. 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0		
BIT NO	Ο.	NAME	CON	DITIO	N	DESCRIPTION					
D3, D2 D1,D0		Transmit Attenuator	D3 D2 0 0 1 1	0 1	D0 0 1	Sets the attenuation level of the transmitted signal in 1dB steps. The default (D3-D0=0100) is for a transmit level of – 10 dBm0 on the line with the recommended hybrid transmit gain. The total range is 16 dB.					
D4		Receive Gain		0		18 dB receive front end boost is not used.					
Boost Boost Boost is in the path. This levels. It is used to exten for internally generated in The receive level detects and transmit attenuator should be enabled.						ed to extend of enerated noise vel detect sign attenuator set	lynamic range se when receiv nal and knowle	by compensating ing weak signals.			
D5				0		Only write zero	to this bit.				
D6		TRISTATE		0		TXCLK and RX	CLK are driv	en.			
		TXCLK/RXCLK		1		TXCLK and RX	CLK are tri-s	tated.			
D7		TXDALT	Spec. Re	g. Bit	D3=1	O3=1 Alternate TX data source. See Special Register.					



SPECIAL REGISTER

	D	7	D6	D5	D4	D3	D2	D1	D0				
SR 101	(0	TXBAUD CLOCK	RXUN- DSCR DATA	0	TXD SOURCE	SIGNAL QUALITY LEVEL SELECT1	SIGNAL QUALITY LEVEL SELECT0	0				
BIT NO		NAM	ΙE	DESCRIPTIO	N								
D7, D4,	D0			NOT USED AT THIS TIME. Only write ZEROs to these bits.									
D6 TXBAUD CLK TXBAUD clock is the transmit synchronize the input of arbit TXBAUD signals the latching of data to be entered via the TXDA that start 1/2 bit period delayed to							quad/di-bit patte paud-worth of dat it, CR3 bit D7, sh	erns. The rising a internally. Syn ould have data t	edge of chronous				
D5			UNDSCR DATA										
D3		TXD	SOURCE		s bit is a	ONE. The TR	ource; either the ANSMIT PATTEF						
D2, D1		Q	SIGNAL PUALITY LEVEL SELECT	acceptable for Squared Error given threshol will be low for threshold setti until the error retrain is requ	low error (MSE) d. This the good ong, the Serate incoired. At t	or rate reception calculated in the calculated in the case of a verage of a ve	gical ZERO whom. It is determined the decision processes to four level onnections. As the gle at a 1.66 ms reduced by the data pump has QI bit will be a ON QAM and DPSK	d by the value of tess when composed for the composed for the error rate create. Toggling will be lost convergen to the constantly. The constantly.	the Mean ared to a he SQI bit basses the continue ce and a he SQI bit				
		D	2 D1	THRESHOLD	VALUE	UNITS							
		(0 0	10-5		BER (default)						
		() 1	10-6		BER	BER						
		•	1 0	10-4		BER	BER						
		•	1 1	10-3		BER							

NOTE: This register is "mapped" and is accessed by setting CR2 bit D6 to a ONE and addressing CR3. This register provides functions to the 73K224L user that are not necessary in normal communications. Bits D7-D4 are read only, while D3-D0 are read/write. To return to normal CR3 access, CR2 bit D6 must be returned to a ZERO.



ID REGISTER

	D7		D6		D5		D	1	D3	D2	D1	D0	
ID							Х	X	1				
BIT N	0.		NAME	С	OND	ONDITION DESCRIPTION							
D7, D			Device	D7	D6	D5	D4	Indicates Device:					
D5, D	4	entification Signature	0	0	Χ	Χ	73K212AL, 73K321L or 73K322L						
		•	Digitature	0	1	Х	Χ	73K	221AL or 73K	(302L			
				1	0	Χ	Χ	73K	222AL, 73K22	22BL			
				1	1	0	0	73K	224L				
				1	1	1	0	73K	324L				
				1	1	0	0	73K	224BL				
1 1 1 0 73K324BL													
D3-D1	I	1	Not Used		Unde	fine	d Mask in software						
D0			Version		1	1	Indicates industrial temperature version						

Rev 7.1



DATA SHEET

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150°C
Soldering Temperature (10 sec.)	260°C
Applied Voltage	-0.3 to VDD+0.3V

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	V
External Components (Refer t	o Application section for placement.)				
VREF Bypass capacitor	(VREF to GND)	0.22			μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	$M\Omega$
ISET Bypass capacitor	(ISET pin to GND)	0.22			μF
VDD Bypass capacitor 1	(VDD to GND)	0.22			μF
VDD Bypass capacitor 2	(VDD to GND)	22			μF
XTL1 Load Capacitance	Depends on crystal requirements		18	39	pF
XTL2 Load Capacitance	Depends on crystal requirements		18	27	pF
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%
TA, Operating Free-Air Temperature		-40		85	°C



DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	CLK = 11.0592 MHz ISET Resistor = 2 M Ω				
IDD1, Active	Operating with crystal oscillator,		18	25	mA
IDD2, Idle	< 5 pF capacitive load on CLK pin		3	5	mA
Digital Inputs					
VIL, Input Low Voltage				0.8	V
VIH, Input High Voltage					
All Inputs except Reset XTL1, XTL2		2.0		VDD	V
Reset, XTL1, XTL2		3.0		VDD	V
IIH, Input High Current	VI = VDD			100	μA
IIL, Input Low Current	VI = 0V	-200			μA
Reset Pull-down Current	Reset = VDD	2		50	μA
Digital Outputs					
VOH, Output High Voltage	IO = IOH Min IOUT = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO = IOUT = 1.6 mA			0.4	V
RXD Tri-State Pull-up Current.	RXD = GND	-2		-50	μΑ
Capacitance		•	•		
CLK	Maximum permitted load			25	pF
Input Capacitance	All digital inputs			10	pF



ELECTRICAL SPECIFICATIONS (continued)

DYNAMIC CHARACTERISTICS AND TIMING

(TA = -40°C to +85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
QAM/DPSK Modulator			•		
Carrier Suppression	Measured at TXA	35			dB
Output Amplitude	TX scrambled marks ATT = 0100 (default)	-11.5	-10.0	-9	dBm0
FSK Modulator/Demodulator					
Output Freq. Error	CLK = 11.0592 MHz	-0.31		+0.20	%
Transmit Level	ATT = 0100 (Default) Transmit Dotting Pattern	-11.5	-10.0	-9	dBm0
TXA Output Distortion	All products through BPF			-45	dB
Output Bias Distortion at RXD	Dotting Pattern measured at RXD Receive Level -20 dBm, SNR 20 dB	-10		+10	%
Output Jitter at RXD	Integrated for 5 seconds	-15		+15	%
Sum of Bias Distortion and Output Jitter	Integrated for 5 seconds	-17		+17	%
Answer Tone Generator (210	0 or 2225 Hz)				
Output Amplitude	ATT = 0100 (Default Level) Not in V.21	-11.5	-10	-9	dBm0
Output Distortion	Distortion products in receive band			-40	dB
DTMF Generator	Not in V.21				
Freq. Accuracy		-0.03		+0.25	%
Output Amplitude	Low Band, ATT = 0100, DPSK Mode	-10		-8	dBm0
Output Amplitude	High Band, ATT = 0100, DPSK Mode	-8		-6	dBm0
Twist	High-Band to Low-Band, DPSK Mode	1.0	2.0	3.0	dB
Receiver Dynamic Range	Refer to Performance Curves	-43		-3.0	dBm0
Call Progress Detector	In Call Init mode				
Detect Level	460 Hz test signal	-34		0	dBm0
Reject Level				-40	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP			25	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP			25	ms

NOTE: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path from TXA to the line.

2 dB gain in the Receive path from the line to RXA.

Refer to the Basic Box Modem diagram in the Applications section for the DAA design.



DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
Carrier Detect		Receive Gain = On for lower input level measurements				
Threshold		All Modes	-48		-43	dBm0
Hysteresis		All Modes		2		
Delay Time	FSK	70 dBm0 to -6 dBm0	25		37	ms
		70 dBm0 to -40 dBm0	25		37	ms
	DPSK	-70 dBm0 to -6 dBm0	7		17	ms
		-70 dBm0 to -40 dBm0	7		17	ms
	QAM	-70 dBm0 to -6 dBm0	25		37	ms
		-70 dBm0 to -40 dBm0	25		37	ms
Hold Time	FSK	-6 dBm0 to -70 dBm0	25		37	ms
		-40 dBm0 to -70 dBm0	15		30	ms
	DPSK	-6 dBm0 to -70 dBm0	20		29	ms
		-40 dBm0 to -70 dBm0	14		21	ms
	QAM	-6 dBm0 to -70 dBm0	25		32	ms
		-40 dBm0 to -70 dBm0	18		28	ms
Answer Tone Dete	ctors	DPSK Mode				
Detect Level			-48		-43	dBm0
Detect Time		Call Init Mode, 2100 or 2225 Hz	6		50	ms
Hold Time			6		50	ms
Pattern Detectors		DPSK Mode	_			
S1 Pattern						
Delay Time		For signals from -6 to -40 dBm0,	10		55	ms
Hold Time		-6 to -40 dBm0, Demod Mode	10		45	ms
Unscrambled M	lark					
Delay Time		For signals from -6 to -40 call Init Mode	10		45	ms
Hold Time			10		45	ms
Receive Level Indi	cator					
Detect On			-22		-28	dBm0
Valid after Carrier Detect		DPSK Mode	1	4	7	ms
Output Smoothing	Filter					
Output Impedance		TXA pin		200	300	Ω
Output load		TXA pin; FSK Single	10			$K\Omega$
		Tone out for THD = -50 dB in 0.3 to 3.4 kHz range			50	pF
Maximum Transmitted Energy		4 kHz, Guard Tones off			-35	dBm0
		10 kHz, Guard Tones off			-55	dBm0
		12 kHz, Guard Tones off			-65	dBm0



DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Anti Alias Low Pass Filter					
Out of Band Signal Energy (Defines Hybrid Trans- Hybrid loss requirements)	Level at RXA pin with receive Boost Enabled				
	Scrambled data at 2400 bit/s in opposite band			-14	dBm
	Sinusoids out of band			-9	dBm
Transmit Attenuator					
Range of Transmit Level	Default ATT=0100 (-10 dBm0) 1111-0000	-21		-6	dBm0
Step Accuracy		-0.15		+0.15	dB
Output Impedance			200	300	Ω
Clock Noise					
	TXA pin; 153.6 kHz			1.5	mVrms
Carrier Offset					
Capture Range	Originate or Answer		±5		Hz
Recovered Clock					
Capture Range	% of frequency (originate or answer)	-0.02		+0.02	%
Guard Tone Generator					
Tone Accuracy	550 Hz		+1.2		%
	1800 Hz		-0.8		
Tone Level (Below QAM/DPSK Output)	550 Hz	-4.5	-3.0	-1.5	dB
	1800 Hz	-7.5	-6.1	-4.5	dB
Harmonic Distortion	550 Hz			-50	dB
(700 to 2900 Hz)	1800 Hz			-50	dB



DYNAMIC CHARACTERISTICS AND TIMING (continued)

Timing (Refer to Timing Diagrams)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Parallel Mode					
TAL	CS/Addr. setup before ALE Low	30			ns
TLA	CS/Addr. hold after ALE Low	6			ns
TLC	ALE Low to RD/WR Low	40			ns
TCL	RD/WR Control to ALE High	10			ns
TRD	Data out from RD Low			90	ns
TLL	ALE width	25			ns
TRDF	Data float after RD High			40	ns
TRW	RD width	70			ns
TWW	WR width	70			ns
TDW	Data setup before WR High	70			ns
TWD	Data hold after WR High	20			ns
Serial Mode	·				
TRCK	Clock High after RD Low	250		T1	ns
TAR	Address setup before RD Low	0			ns
TRA	Address hold after RD Low	350			ns
TRD	RD to Data valid			300	ns
TRDF	Data float after RD High			40	ns
TCKDR	Read Data out after Falling Edge of EXCLK			300	ns
TWW	WR width	350			ns
TAW	Address setup before WR Low	50			ns
TWA	Address hold after Rising Edge of WR	50			ns
TCKDW	Write Data hold after Falling Edge of EXCLK	200			ns
TCKW	WR High after Falling Edge of EXCLK	330		T1 + T2	ns
TDCK	Data setup before Falling Edge of EXCLK	50			ns
T1, T2	Minimum Period	500			ns


NOTE: T1 and T2 are the low/high periods, respectively, of EXCLK in serial mode.


NOTE: Asserting ALE, $\overline{\text{CS}}$, and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.



TIMING DIAGRAMS









APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ±5 or ±12V design and one for a single 5V design. These diagrams are for reference only and do not represent production-ready modem designs.

DATA SHEET

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid



DIRECT ACCESS ARRANGEMENT (DAA)

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B)

DATA SHEET

before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

DESIGN CONSIDERATIONS

TERIDIAN Semiconductor's 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals. Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a design. Following sound are additional recommendations, which should be taken into consideration when starting new designs.




FIGURE 2: Single 5V Hybrid Version



CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal, which operates at 11.0592 MHz. It is important that this frequency be maintained to within ±0.01% accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.22 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. The ISET resistor and capacitor should be mounted near the ISET pin, away from digital signals. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference), which must be minimized in order to meet regulatory agency limitations. To accomplish this. high speed digital devices should be locally bypassed. and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible.

MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Hayes SmartModem™ 2400 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.


BER vs. S/N


This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

BER vs. Receive Level


This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.








73K224L BER vs S/N-QAM-LOW BAND 10-2 LOW BAND RECEIVE -30 dBm QUAM OPERATION 2400 BIT/S 10⁻³ C1 BIT ERROR RATE C2 10-5 10⁻⁶ 8 10 12 14 16 18 20 SIGNAL TO NOISE (dB)











MECHANICAL SPECIFICATIONS

28-Pin DIP




28-Pin PLCC





PACKAGE PIN DESIGNATIONS (Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



28-Pin PLCC 73K224L-28IH

ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PACKAGE MARK
73K224L 28-Pin Plastic Lead-Free Chip Carrier	73K224L-28IH/F	73K224L-28IH
73K224L 28-Pin Plastic Lead-Free Tape / Reel	73K224L-28IHR/F	73K224L-28IH

No responsibility is assumed by TERIDIAN Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TERIDIAN Semiconductor Corporation, and the company reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TERIDIAN Semiconductor Corporation, 6440 Oak Canyon Rd., Irvine, CA 92618-5201, (714) 508-8800, FAX: (714) 508-8877, http://www.teridiansemi.com

Protected by the following Patents (4,777,453) (4,789,995) (4,847,868) (4,866,739) © 2005, 2008 TERIDIAN Semiconductor Corporation

06/20/08 - rev. 7.1