

## 4.5 V 至 14 V 输入大电流同步降压转换器

查询样品: [TPS56221](#)

### 特性

- 4.5 V 至 14 V 输入电压范围
- 整合功率块技术
- 输出电流高达 25 A
- 300 kHz、500 kHz 与 1 MHz 固定频率选项
- 高侧与低侧 MOSFET  $R_{DS(on)}$  传感
- 可编程软启动
- 误差精度为 1% 的 600 mV 参考电压
- 前馈电压模式控制
- 支持预偏置输出
- 热关断
- 22 引脚 5 毫米 x 6 毫米 PQFN PowerPAD™ 封装

### 应用

- 负载点 (POL) 电源模块
- 针对电信与网络应用的高密度 DC-DC 转换器

### 说明


TPS56121 是一款工作电源电压在 4.5 V 与 14 V 之间的高效率大电流同步降压转换器。该器件可在高达 15 A 的负载下产生低至 0.6 V 的输出电压。集成型 NexFET™ 功率 MOSFET 可带来小型化与易用性优势。

该器件可通过电压前馈补偿实施电压模式控制，能够在输入电压变化时立即做出响应。

TPS56121 采用热增强型 22 引脚 PQFN (DQP) PowerPAD™ 封装。

该器件支持高度的设计灵活性，可提供各种用户可编程功能，其中包括软启动、过流保护 (OCP) 级以及环路补偿。OCP 级可通过由 ILIM 引脚连接至电路接地的单个外部电阻器进行编程。在初始上电排序过程中，该器件可进入校准环节，测量 ILIM 引脚电压，并设置内部 OCP 电压级。在工作中，可在通电时通过将可编程 OCP 电压级与整个低侧 FET 的电压压降进行比较来判断是否为过流状况。然后，其可在消除故障后进入关断 / 重启环节。

### SIMPLIFIED APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD, NexFET are trademarks of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 2011, Texas Instruments Incorporated  
English Data Sheet: [SLUSAH5](#)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	PINS	TRANSPORT MEDIA	MINIMUM QUANTITY	ORDERABLE NUMBER
-40°C to 150°C	Plastic QFN (DQP)	22	Tape-and-reel	250	TPS56221DQPT
				2500	TPS56221DQPR

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE		UNIT
		MIN	TYP	
Voltage Range	VDD, VIN	-0.3	16.5	V
	SW	-3	25	
	SW (< 100 ns pulse width, 10 µJ)	-5		
	BOOT	-0.3	30	
	BOOT-SW (differential from BOOT to SW)	-0.3	7	
	COMP, PGOOD, FB, BP, EN/SS, ILIM	-0.3	7	
Electrostatic discharge	(HBM) QSS 009-105 (JESD22-A114A)		2	kV
	(CBM) QSS 009-147 (JESD22-C101B.01)		1.5	
Temperature	Junction, T <sub>J</sub>	-40	150	°C
	Storage, T <sub>stg</sub>	-55	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those included under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.

**THERMAL INFORMATION**

THERMAL METRIC <sup>(1)</sup>		TPS56221	UNITS
		PQFN	
		22 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	34.6	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	22.9	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.6	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	5.0	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	0.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

**RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>DD</sub>	VIN Input voltage	4.5		14	V
T <sub>J</sub>	Operating junction temperature	-40		125	°C

PRODUCT PREVIEW

**ELECTRICAL CHARACTERISTICS**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VOLTAGE REFERENCE</b>						
V <sub>FB</sub>	FB input voltage	T <sub>J</sub> = 25°C, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	597	600	603	mV
		–40°C ≤ T <sub>J</sub> ≤ 125°C, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	594	600	606	
<b>INPUT SUPPLY</b>						
V <sub>VDD</sub>	Input supply voltage range		4.5		14	V
I <sub>VDDSD</sub>	Shutdown supply current	V <sub>EN/SS</sub> = 0.2 V		80	120	μA
I <sub>VDDQ</sub>	Quiescent, non-switching	Let EN/SS float, V <sub>FB</sub> = 1 V		2.5	5.0	mA
V <sub>UVLO</sub>	UVLO ON Voltage		4.0		4.3	V
V <sub>UVLO(HYS)</sub>	UVLO hysteresis		500		700	mV
<b>ENABLE/SOFT-START</b>						
V <sub>IH</sub>	High-level input voltage, EN/SS		0.55	0.70	1.00	V
V <sub>IL</sub>	Low-level input voltage, EN/SS		0.27	0.30	0.33	V
I <sub>SS</sub>	Soft-start source current		8	10	12	μA
V <sub>SS</sub>	Soft-start voltage level – Start of ramp		0.4	0.8	1.3	V
<b>BP REGULATOR</b>						
V <sub>BP</sub>	Output voltage	I <sub>BP</sub> = 10 mA	6.2	6.5	6.8	V
V <sub>DO</sub>	Regulator dropout voltage, V <sub>VDD</sub> – V <sub>BP</sub>	I <sub>BP</sub> = 25 mA, V <sub>VDD</sub> = 4.5 V		70	125	mV
<b>OSCILLATOR</b>						
f <sub>SW</sub>	Switching Frequency	R <sub>COMP</sub> = 40.2 kΩ, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	270	300	330	kHz
		R <sub>COMP</sub> = open, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	450	500	550	kHz
		R <sub>COMP</sub> = 13.3 kΩ, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	0.8	0.95	1.1	MHz
V <sub>RAMP</sub> <sup>(1)</sup>	Ramp amplitude		V <sub>VDD</sub> /6.6	V <sub>VDD</sub> /6	V <sub>VDD</sub> /5.4	V
<b>PWM</b>						
D <sub>MAX</sub> <sup>(1)</sup>	Maximum duty cycle	f <sub>sw</sub> = 300 kHz, V <sub>FB</sub> = 0 V, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	93%			
		f <sub>sw</sub> = 500 kHz, V <sub>FB</sub> = 0 V, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	90%			
		f <sub>sw</sub> = 1 MHz, V <sub>FB</sub> = 0 V, 4.5 V ≤ V <sub>VDD</sub> ≤ 14 V	85%			
t <sub>ON(min)</sub> <sup>(1)</sup>	Minimum controllable pulse width				100	ns
<b>ERROR AMPLIFIER</b>						
GBWP <sup>(1)</sup>	Gain bandwidth product		10	24		MHz
A <sub>OL</sub> <sup>(1)</sup>	Open loop gain		60			dB
I <sub>IB</sub>	Input bias current (current out of FB pin)	V <sub>FB</sub> = 0.6 V			75	nA
I <sub>EAOP</sub>	Output source current	V <sub>FB</sub> = 0 V	1.5			mA
I <sub>EAOM</sub>	Output sink current	V <sub>FB</sub> = 1 V	1.5			mA


(1) Ensured by design. Not production tested

**PRODUCT PREVIEW**

**ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT S
<b>POWER GOOD</b>						
V <sub>OV</sub>	Feedback upper voltage limit for PGOOD		655	675	700	mV
V <sub>UV</sub>	Feedback lower voltage limit for PGOOD		500	525	550	
V <sub>PGD-HYST</sub>	PGOOD hysteresis voltage at FB			30	45	
R <sub>PGD</sub>	PGOOD pull down resistance	V <sub>FB</sub> = 0 V, I <sub>FB</sub> = 5 mA		30	70	Ω
I <sub>PGDLK</sub>	PGOOD leakage current	550 mV < V <sub>FB</sub> < 655 mV, V <sub>PGOOD</sub> = 5 V		10	20	μA
<b>OUTPUT STAGE</b>						
R <sub>HI</sub>	High-side device resistance	T <sub>J</sub> = 25°C, (V <sub>BOOT</sub> – V <sub>SW</sub> ) = 5.5 V		4.5	6.5	mΩ
R <sub>LO</sub>	Low side device resistance	T <sub>J</sub> = 25°C		1.9	2.7	
<b>OVERCURRENT PROTECTION (OCP)</b>						
t <sub>PSSC(min)</sub> <sup>(2)</sup>	Minimum pulse time during short circuit			250		ns
t <sub>BLNKH</sub> <sup>(2)</sup>	Switch leading-edge blanking pulse time (high-side detection)			150		
I <sub>OCH</sub>	OC threshold for high-side FET	T <sub>J</sub> = 25°C, (V <sub>BOOT</sub> – V <sub>SW</sub> ) = 5.5 V	45	54	65	A
I <sub>LIM</sub>	ILIM current source	T <sub>J</sub> = 25°C		10.0		μA
V <sub>OCLPRO</sub> <sup>(2)</sup>	Programmable OC range for low side FET	T <sub>J</sub> = 25°C	12		100	mV
t <sub>OFF</sub>	OC retry cycles on EN/SS pin			4		Cycle
<b>BOOT DIODE</b>						
V <sub>DFWD</sub>	Bootstrap diode forward voltage	I <sub>BOOT</sub> = 5 mA		0.8		V
<b>THERMAL SHUTDOWN</b>						
T <sub>JSD</sub> <sup>(2)</sup>	Junction shutdown temperature			145		°C
T <sub>JSDH</sub> <sup>(2)</sup>	Hysteresis			20		°C

(2) Ensured by design. Not production tested

**DEVICE INFORMATION**
**DQP PACKAGE  
PQFN-22  
(TOP VIEW)**


Note: The thermal pad is also an electrical ground connection.

**PIN FUNCTIONS**


PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	4	O	Gate drive voltage for the high-side FET. A 100-nF capacitor (typical) must be connected between this pin and the SW pin. To reduce a voltage spike at SW, a BOOT resistance between 5 $\Omega$ to 10 $\Omega$ may be placed in series with the BOOT capacitor to slow down start-up of the high-side FET.
BP	19	O	Output bypass for the internal regulator. Connect a low-ESR bypass ceramic capacitor of 1 $\mu$ F or greater from this pin to GND.
COMP	1	O	Output of the error amplifier and connection node for loop feedback components. Optionally, a 40.2 k $\Omega$ resistor from this pin to GND sets switching frequency to 300KHz instead of the default value of 500KHz; while a 13.3 k $\Omega$ resistor from this pin to GND sets switching frequency to 1 MHz.
EN/SS	21	I	Logic-level input starts or stops the controller via an external user command. Allowing this pin to float turns the controller on. Pulling this pin low disables the controller. This is also the soft-start programming pin. A capacitor connected from this pin to GND programs the soft-start time. The capacitor is charged with an internal current source of 10 $\mu$ A. The resulting voltage ramp of this pin is also used as a second non-inverting input to the error amplifier after a 0.8 V (typical) level shift downwards. Output regulation is controlled by the internal level shifted voltage ramp until that voltage reaches the internal reference voltage of 600 mV. The voltage ramp of this pin reaches 1.4 V (typical).
FB	2	I	Inverting input to the error amplifier. In normal operation, the voltage on this pin is equal to the internal reference voltage.
GND	3	-	Ground reference for the device
	5		
GND	Thermal Pad	-	Ground reference for the device. This is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first is to provide an electrical ground connection for the device. The second is to provide a low thermal impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.
ILIM	18	I	A resistor connected from this pin to GND sets the overcurrent threshold for the device (the low-side FET).
PGD	22	O	Open drain power good output.
SW	6	I	Sense line for the adaptive anti-cross conduction circuitry. Acts as the common connection for the flying high-side FET driver.
	7		
	8		
	9		
	10		
11			
VDD	20	I	Power input to the controller. A low-ESR bypass ceramic capacitor of 1 $\mu$ F should be connected from this pin close to GND.

**PRODUCT PREVIEW**

**PIN FUNCTIONS (continued)**

PIN	I/O	DESCRIPTION
<b>NAME</b>	<b>NO.</b>	
VIN	12	Power input to the high-side FET.
	13	
	14	
	15	
	16	
	17	

**FUNCTIONAL BLOCK DIAGRAM**



PRODUCT PREVIEW

UDG-11046

TYPICAL CHARACTERISTICS




Figure 1. Reference Voltage vs. Junction Temperature




Figure 2. Switching Frequency vs. Junction Temperature (300 kHz)




Figure 3. Switching Frequency vs. Junction Temperature (500 kHz)




Figure 4. Switching Frequency vs. Junction Temperature (1 MHz)




Figure 5. EN Pin High-Level Threshold Voltage vs. Junction Temperature




Figure 6. EN Pin Low-Level Threshold Voltage vs. Junction Temperature

PRODUCT PREVIEW

TYPICAL CHARACTERISTICS (continued)




Figure 7. Shutdown Current vs. Junction Temperature




Figure 8. Quiescent Current vs. Junction Temperature




Figure 9. Soft-Start Source vs. Junction Temperature




Figure 10. Soft-Start Voltage Level vs. Junction Temperature




Figure 11. High-Side On Resistance vs. Junction Temperature




Figure 12. Low-Side On Resistance vs. Junction Temperature



TYPICAL CHARACTERISTICS

The efficiency curve shown in Figure 15 is measured with a 0.5- $\mu$ H output inductor and a maximum DCR of 0.75 m $\Omega$ . The efficiency curve shown in Figure 16 is measured with a 0.3- $\mu$ H output inductor and a maximum DCR of 0.54 m $\Omega$ . The power derating curves shown in Figure 17 and Figure 18 are measured on a 4"  $\times$  3.25", 0.062" thick FR4 board with 6 layers and 1 oz. copper.




Figure 13. High-Side Overcurrent Threshold vs. Junction Temperature




Figure 14. Power Good Threshold Voltage vs. Junction Temperature




Figure 15. Efficiency vs. Load Current ( $V_{VIN} = 12 V$ )




Figure 16. Efficiency vs. Load Current ( $V_{VIN} = 5 V$ )




Figure 17. Output Current vs. Ambient Temperature ( $V_{VIN} = 12 V$ )




Figure 18. Output Current vs. Ambient Temperature ( $V_{VIN} = 5 V$ )

PRODUCT PREVIEW


## APPLICATION INFORMATION

### Introduction

The TPS56221 is a 25-A high performance synchronous buck converter with two integrated N-channel NexFET™ power MOSFETs. The device implements a voltage-mode control with voltage feed-forward compensation that responds instantly to input voltage change. Pre-bias capability eliminates concerns about damaging sensitive loads.

### Voltage Reference

The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference voltage is trimmed with the error amplifier in a unity gain configuration to remove amplifier offset from the final regulation voltage. The 1% tolerance on the reference voltage allows the user to design a very accurate power supply.



**Figure 19. Startup Sequence and Timing**

### Enable Functionality, Startup Sequence and Timing

After input power is applied, an internal 40- $\mu$ A current source begins to charge the soft-start capacitor connected from EN/SS to GND. When the voltage across that capacitor increases to 0.7 V, it enables the internal BP regulator followed by a calibration. Total calibration time is approximately 1.9 ms. See Figure 19. During the calibration, the device performs the following two functions.

#### COMP Pin Impedance Sensing

The device samples the impedance at the COMP pin and determines the appropriate operating switching frequency. If there is no resistor connected from the COMP pin to GND, the switching frequency is set to the default value of 500 kHz. If a resistor of 40.2 k $\Omega$   $\pm$  10% is connected from the COMP pin to GND, the switching frequency is set to 300 kHz. Alternatively, if a resistor of 13.3 K  $\pm$  10% is connected from the COMP pin to GND, the switching frequency is set to 1 MHz.

After a 1.1-ms time period, the COMP pin is then brought low for 0.8 ms. This ensures that the feedback loop is preconditioned at startup and no sudden output rise occurs at the output of the converter when it is allowed to start switching.

#### Overcurrent Protection (OCP) setting

The device sources 10  $\mu$ A (typical) to the resistor connected from the ILIM pin to GND. The voltage developed across that resistor multiplied by a factor of 2 is then sampled and latched off internally as the OCP trip level for the low-side FET until one cycles the input or toggles the EN/SS.

The voltage at EN/SS is internally clamped to 1.3 V before and/or during calibration to minimize the discharging

time once calibration is complete. The discharging current is from an internal current source of 140  $\mu\text{A}$  and it pulls the voltage down to 0.4 V. It then initiates the soft-start by charging up the capacitor using an internal current source of 10  $\mu\text{A}$ . The resulting voltage ramp on this pin is used as a second non-inverting input to the error amplifier after an 800 mV (typical) downward level-shift; therefore, the actual soft-start does not take place until the voltage at this pin reaches 800 mV.

If the EN/SS pin is left floating, the controller starts automatically. EN/SS must be pulled down to less than 270 mV to ensure that the chip is in shutdown mode.

### Soft-Start Time

The soft-start time of the TPS56221 is user programmable by selecting a single capacitor. The EN/SS pin sources 10  $\mu\text{A}$  to charge this capacitor. The actual output ramp-up time is the amount of time that it takes for the 10  $\mu\text{A}$  to charge the capacitor through a 600 mV range. There is some initial lag due to calibration and an offset (800 mV) from the actual EN/SS pin voltage to the voltage applied to the error amplifier.

The soft-start is accomplished in a closed-loop, meaning that the error amplifier controls the output voltage at all times during the soft-start period and the feedback loop is never open as occurs in duty cycle limit soft-start schemes. The error amplifier has two non-inverting inputs, one connected to the 600-mV reference voltage, and the other connected to the offset EN/SS pin voltage. The lower of these two voltages is what the error amplifier controls the FB pin to. As the voltage on the EN/SS pin ramps up past approximately 1.4 V (800 mV offset voltage plus the 600 mV reference voltage), the 600-mV reference voltage becomes the dominant input and the converter has reached its final regulation voltage.

The capacitance required for a given soft-start ramp time for the output voltage is calculated in [Equation 1](#).

$$C_{SS} = \left( \frac{I_{SS}}{V_{FB}} \right) \times t_{SS}$$

where

- $C_{SS}$  is the required capacitance on the EN/SS pin (nF)
  - $I_{SS}$  is the soft-start source current (10  $\mu\text{A}$ )
  - $V_{FB}$  is the feedback reference voltage (0.6 V)
  - $t_{SS}$  is the desired soft-start ramp time (ms)
- (1)

### Oscillator

The oscillator frequency is internally fixed at 500 KHz if there is no resistor connected from COMP pin to GND. Optionally, a 40.2-k $\Omega$  resistor from the COMP pin to GND sets the frequency to 300 KHz. Alternatively, a 13.3-k $\Omega$  resistor from COMP pin to GND sets the frequency to 1 MHz.

### Overcurrent Protection (OCP)

Programmable OCP level at ILIM is from 6 mV to 50 mV. With a scale factor of 2, the actual OC trip point across the low-side FET is in the range of 12 mV to 100 mV.

If the voltage drop across  $R_{OCSET}$  reaches 300 mV during calibration (No  $R_{OCSET}$  resistor included), it disables OC protection. Once disabled, there is no low-side or high-side current sensing.

OCP level for the high-side FET is fixed at 54 A (typical). The high-side OCP provides pulse-by-pulse current limiting.

OCP sensing for the low-side FET is a true inductor valley current detection, using sample and hold. [Equation 2](#) can be used to calculate  $R_{OCSET}$ :

$$R_{OCSET} = \left( I_{OUT(max)} - \left( \frac{I_{P-P}}{2} \right) \right) \times 95 + 500$$

where

- $I_{P-P}$  is the peak-to-peak inductor current (A)
  - $I_{OUT(max)}$  is the trip point for OCP (A)
  - $R_{OC(set)}$  is the resistor used for setting the OCP level ( $\Omega$ )
- (2)

An overcurrent (OC) condition is detected by sensing voltage drop across the low-side FET and across the high-side FET. If the voltage drop across either FET exceeds OC threshold, a count increments one count. If no OC condition is detected on either FET, the fault counter decrements by one counter. If three OC pulses are summed, a fault condition is declared which cycles the soft-start function in a hiccup mode. Hiccup mode is defined as four dummy soft-start timeouts followed by a real one if overcurrent condition is encountered during normal operation; or five dummy soft-start timeouts followed by a real one if overcurrent condition occurs from the beginning during start. This cycle continues indefinitely until the fault condition is removed.

### Input Undervoltage Lockout (UVLO)

The TPS56221 has fixed input under-voltage lockout (UVLO). In order for the device to turn on, the following conditions must be met:

- the EN/SS pin voltage must be greater than  $V_{IH}$
- the input voltage must exceed UVLO on voltage  $V_{UVLO}$

The UVLO has a minimum of 500 mV hysteresis built-in.

### Pre-Bias Startup

The TPS56221 contains a unique circuit to prevent current from being pulled from the output during startup in the condition the output is pre-biased. There are no PWM pulses until the internal soft-start voltage rises above the error amplifier input (FB pin), if the output is pre-biased. Once the soft-start voltage exceeds the error amplifier input, the controller slowly initiates synchronous rectification by starting the synchronous rectifier with a narrow on time. It then increments the on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter.

This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage startup and ramp to regulation is smooth and controlled.

### Power Good

The TPS56221 provides an indication that output is good for the converter. This is an open drain signal and pulls low when any condition exists that would indicate that the output of the supply might be out of regulation. These conditions include:

- $V_{FB}$  is more than  $\pm 12.5\%$  from nominal
- soft-start is active
- a short circuit condition has been detected

---

#### NOTE

When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, a built in resistor connected from drain to gate on the PGOOD pull down device makes the PGOOD pin look approximately like a diode to GND.

---

### Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of 145°C, the PWM and the oscillator are turned off. Both high-side FET and low-side FET are kept off. When the junction cools to the required level (125°C typical), the PWM initiates soft start as during a normal power-up cycle.

DESIGN EXAMPLE

Introduction

This design example describes a 25-A, 12-V to 1.2-V design using the TPS56221 high-current integrated buck converter. The system specifications are listed in Table 1.

Table 1. Design Example Parameters

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	8.0		14	V
V <sub>IN(ripple)</sub>	Input ripple			0.5	V
V <sub>OUT</sub>	Output voltage	0 A ≤ I <sub>OUT</sub> ≤ 25 A	1.164	1.236	V
	Line regulation	8 V ≤ V <sub>IN</sub> ≤ 14 V		0.5%	
	Load regulation	0 A ≤ I <sub>OUT</sub> ≤ 25 A		0.5%	
V <sub>RIPPLE</sub>	Output ripple	I <sub>OUT</sub> = 25 A		24	mV
V <sub>OVER</sub>	Output overshoot	10 A ≤ I <sub>OUT</sub> ≤ 20 A	50		mV
V <sub>UNDER</sub>	Output undershoot	10 A ≤ I <sub>OUT</sub> ≤ 20 A	50		mV
I <sub>OUT</sub>	Output current	8 V ≤ V <sub>IN</sub> ≤ 14 V	0	25	A
t <sub>SS</sub>	Softstart time	V <sub>IN</sub> = 12 V	1.5		ms
I <sub>SCP</sub>	Short circuit current trip point		30		A
η	Efficiency	V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 12.5 A	90		%
f <sub>SW</sub>	Switching frequency		500		kHz
Size				0.6	ln <sup>2</sup>




Figure 20. Design Example Schematic

PRODUCT PREVIEW

## Design Procedure

### Switching Frequency Selection

To achieve a balance between small size and high efficiency for this design, use switching frequency of 500 kHz.

### Inductor Selection (L1)

Synchronous buck power inductors are typically sized for between approximately 20% and 40% peak-to-peak ripple current ( $I_{RIPPLE}$ ).

Using this target ripple current, the required inductor size can be calculated as shown in Equation 3.

$$L \approx \frac{V_{IN(max)} - V_{OUT}}{0.3 \times I_{OUT}} \times \frac{V_{OUT}}{V_{IN(max)}} \times \frac{1}{f_{SW}} = \frac{14V - 1.2V}{0.3 \times 25A} \times \frac{1.2V}{14V} \times \frac{1}{500kHz} = 293nH \quad (3)$$

Selecting a standard 300-nH inductor value,  $I_{RIPPLE} = 7.3A$ .

The RMS current through the inductor is approximated in Equation 4.

$$I_{L(rms)} = \sqrt{\left(I_{L(avg)}\right)^2 + \left(\frac{1}{12} \times (I_{RIPPLE})^2\right)} = \sqrt{(I_{OUT})^2 + \left(\frac{1}{12} \times (I_{RIPPLE})^2\right)} = \sqrt{(25)^2 + \left(\frac{1}{12} \times (7.3)^2\right)} = 25.09A \quad (4)$$

### Output Capacitor Selection (C18, C20, C23)

The selection of the output capacitor is typically driven by the output transient response. Equation 5 and Equation 6 overestimate the voltage deviation to account for delays in the loop bandwidth and can be used to determine the required output capacitance.

If  $V_{IN(min)} > 2 \times V_{OUT}$ , use overshoot (Equation 5) to calculate minimum output capacitance. If  $V_{IN(min)} < 2 \times V_{OUT}$ , use undershoot (Equation 6) to calculate minimum output capacitance.

$$V_{OVER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{V_{OUT}} = \frac{(I_{TRAN})^2 \times L}{V_{OUT} \times C_{OUT}} \quad (5)$$

$$V_{UNDER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{V_{IN} - V_{OUT}} = \frac{(I_{TRAN})^2 \times L}{(V_{IN} - V_{OUT}) \times C_{OUT}} \quad (6)$$

$$C_{OUT(min)} = \frac{(I_{TRAN(max)})^2 \times L}{(V_{OUT}) \times V_{OVER}} = \frac{(10)^2 \times 300nH}{1.2 \times 50mV} = 500\mu F \quad (7)$$

With a minimum capacitance, the maximum allowable ESR is determined by the maximum ripple voltage and is approximated in Equation 8.

$$ESR_{MAX} = \frac{V_{RIPPLE(tot)} - V_{RIPPLE(cap)}}{I_{RIPPLE}} = \frac{V_{RIPPLE(tot)} - \left(\frac{I_{RIPPLE}}{8 \times C_{OUT} \times f_{SW}}\right)}{I_{RIPPLE}} = \frac{24mV - \left(\frac{7.8A}{8 \times 500\mu F \times 500kHz}\right)}{7.8A} = 2.5m\Omega \quad (8)$$

In order to meet the low ESR and high capacitance requirements of this design, 5 100- $\mu F$ , 1210 ceramic capacitors are selected. 3 22- $\mu F$ , 1206 ceramic capacitors and 2 10- $\mu F$  0805 ceramic capacitors are added to reduce ESL and inductive ringing. The combination of multiple capacitor types and ceramic capacitors of different sizes provides a wider band to the filtering frequencies of the output capacitors.

### Inductor Peak Current Rating

With output capacitance, it is possible to calculate the charge current during start-up and determine the minimum saturation current rating for the inductor. The start-up charging current is approximated by [Equation 9](#).

$$I_{\text{CHARGE}} = \frac{V_{\text{OUT}} \times C_{\text{OUT}}}{t_{\text{SS}}} = \frac{1.2\text{V} \times 586\mu\text{F}}{1.5\text{ms}} = 0.469\text{A} \quad (9)$$

$$I_{\text{L(peak)}} = I_{\text{OUT(max)}} + \left(\frac{1}{2} \times I_{\text{RIPPLE}}\right) + I_{\text{CHARGE}} = 25\text{A} + \left(\frac{1}{2} \times 7.8\text{A}\right) + 0.469\text{A} = 29.4\text{A} \quad (10)$$

**Table 2. Inductor Requirements Summary**

PARAMETER		VALUE	UNITS
L	Inductance	300	nH
$I_{\text{L(rms)}}$	RMS current (thermal rating)	25.08	A
$I_{\text{L(peak)}}$	Peak current (saturation rating)	29.4	A

### Boot-Strap Capacitor (C14)

The bootstrap resistor slows the rising edge of the SW voltage to reduce ringing and improve EMI. Per the datasheet recommendation a 5.1 $\Omega$  resistor is selected.

### VDD Bypass Capacitor (C11)

Per the TPS56221 recommended pin terminations, VDD is bypassed to GND with a 1.0- $\mu\text{F}$  capacitor.

### Soft-Start Capacitor (C13)

The soft-start capacitor provides a constant ramp voltage to the error amplifier to provide controlled, smooth start-up. The soft-start capacitor is sized using [Equation 11](#).

$$C_{\text{SS}} = \frac{I_{\text{SS}}}{V_{\text{FB}}} \times t_{\text{SS}} = \frac{10\mu\text{A}}{0.6\text{V}} \times 1.5\text{ms} = 25\text{nF} \approx 22\text{nF} \quad (11)$$

### Current Limit (R1)

The TPS56221 uses the negative drop across the internal low-side FET at the end of the OFF-time to measure the valley of the inductor current. Allowing for a minimum of 30% over maximum load, the programming resistor is selected using [Equation 12](#).

$$R_{\text{OCSET}} = 95 \times \left( 1.3 \times I_{\text{OUT(max)}} - \left( \frac{I_{\text{RIPPLE}}}{2} \right) \right) + 500\ \Omega = 95 \times \left( 1.3 \times 25\text{A} - \left( \frac{7.8\text{A}}{2} \right) \right) + 500\ \Omega = 3.23\text{k}\Omega \approx 3.32\text{k}\Omega \quad (12)$$

### Feedback Divider (R4, R7)

The TPS56221 converter uses a full operational amplifier with an internally fixed 0.600-V reference. R4 is selected between 10 k $\Omega$  and 50 k $\Omega$  for a balance of feedback current and noise immunity. With R4 set to 20.5 k $\Omega$ , The output voltage is programmed with a resistor divider given by [Equation 13](#).

$$R_{\text{BIAS}} = \frac{V_{\text{FB}} \times R_{\text{FB}}}{(V_{\text{OUT}} - V_{\text{FB}})} = \frac{0.600\text{V} \times 20.5\text{k}\Omega}{1.2\text{V} - 0.600\text{V}} = 20.5\text{k}\Omega \approx 20.5\text{k}\Omega \quad (13)$$

**Compensation (C15, C16, C17, R3, R6)**

Using the *TPS40k Loop Stability Tool* for 60 kHz of bandwidth and 60 degrees of phase margin with an R4 value of 20.5 kΩ, the following values are obtained.

- C17 = C\_1 = 470 pF
- C15 = C\_2 = 2200 pF
- C16 = C\_3 = 33 pF
- R6 = R\_2 = 1.27 kΩ
- R3 = R\_3 = 11.0 kΩ

**DESIGN EXAMPLE PERFORMANCE CHARACTERISTICS**

Output voltage 12 V to 1.2V at 0-A to 25-A input current.




Figure 21. Efficiency vs Load Current




Figure 22. Loop Response 96 kHz Bandwidth, 64° Phase Margin




Figure 23. Output Ripple 20 mV/div, 1.0 µs/div, 20 MHz Bandwidth, AC Coupled

PRODUCT PREVIEW



**Table 3. List of Materials for TPS56221 Design Example**

REFERENCE DESIGNATOR	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MANUFACTURER
C1	3	22 $\mu$ F	Capacitor, Ceramic, 25V, X5R, 20%	1210	Std	Std
C4	1	100 $\mu$ F	Capacitor, Aluminum, 16VDC, $\pm$ 20%	D8	EEEEFP1C101AP	Panasonic
C5	1	1.0 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	0805	Std	Std
C6	1	3.3 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	0805	Std	Std
C7	4	10 $\mu$ F	Capacitor, Ceramic, 25V, X7R, 20%	1206	Std	Std
C11	1	1.0 $\mu$ F	Capacitor, Ceramic, 25V, X5R, 20%	0805	Std	Std
C12	1	4.7 $\mu$ F	Capacitor, Ceramic, 10V, X5R, 20%	0805	Std	Std
C13	1	22 $\mu$ F	Capacitor, Ceramic, 16V, X7R, 20%	0402	Std	Std
C14	1	100 $\mu$ F	Capacitor, Ceramic, 16V, X7R, 20%	0402	Std	Std
C15	1	2200 pF	Capacitor, Ceramic, 25V, X7R, 10%	0402	Std	Std
C16	1	33 pF	Capacitor, Ceramic, 25V, C0G, 10%	0402	Std	Std
C17	1	470 pF	Capacitor, Ceramic, 25V, C0G, 10%	0402	Std	Std
C18	2	10 $\mu$ F	Capacitor, Ceramic, 6.3V, X5R, 20%	0805	Std	Std
C20	2	22 $\mu$ F	Capacitor, Ceramic, 6.3V, X5R, 20%	1206	Std	Std
C23	5	47 $\mu$ F	Capacitor, Ceramic, 6.3V, X5R, 20%	1210	Std	Vishay
L1	1	320 nH	IND, SMT Power $\pm$ 15%	0.394 x 0.476 inch	PA2202-321NL	Pulse
R1	1	3.32 k $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R2	1	5.1 $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R3	1	11.0 k $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R4	1	20.5 k $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R6	1	1.27 k $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R7	1	20.5 k $\Omega$	Resistor, Chip, 1/16W, 1%	0402	Std	Std
U1	1	TPS56221D QP	25 A, 600 kHz, synchronous buck converter	QFN-22 6 x 5 mm	TPS56221DQP	TI

**PRODUCT PREVIEW**

## 重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保修的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关 TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息:

### 产品

放大器	<a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>
DSP	<a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>
接口	<a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>
微控制器	<a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a>

### 应用

音频	<a href="http://www.ti.com.cn/audio">http://www.ti.com.cn/audio</a>
汽车	<a href="http://www.ti.com.cn/automotive">http://www.ti.com.cn/automotive</a>
宽带	<a href="http://www.ti.com.cn/broadband">http://www.ti.com.cn/broadband</a>
数字控制	<a href="http://www.ti.com.cn/control">http://www.ti.com.cn/control</a>
光纤网络	<a href="http://www.ti.com.cn/opticalnetwork">http://www.ti.com.cn/opticalnetwork</a>
安全	<a href="http://www.ti.com.cn/security">http://www.ti.com.cn/security</a>
电话	<a href="http://www.ti.com.cn/telecom">http://www.ti.com.cn/telecom</a>
视频与成像	<a href="http://www.ti.com.cn/video">http://www.ti.com.cn/video</a>
无线	<a href="http://www.ti.com.cn/wireless">http://www.ti.com.cn/wireless</a>

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2006, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS56221DQPR	ACTIVE	SON	DQP	22	2500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	
TPS56221DQPT	ACTIVE	SON	DQP	22	250	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DQP (R-PSON-N22)

PLASTIC SMALL OUTLINE NO-LEAD



4210472/C 10/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance.
  -  Metalized features are supplier options and may not be on the package.

## 重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保修的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的数据手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关 TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息:

### 产品

放大器	<a href="http://www.ti.com.cn/amplifiers">http://www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">http://www.ti.com.cn/dataconverters</a>
DSP	<a href="http://www.ti.com.cn/dsp">http://www.ti.com.cn/dsp</a>
接口	<a href="http://www.ti.com.cn/interface">http://www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">http://www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">http://www.ti.com.cn/power</a>
微控制器	<a href="http://www.ti.com.cn/microcontrollers">http://www.ti.com.cn/microcontrollers</a>

### 应用

音频	<a href="http://www.ti.com.cn/audio">http://www.ti.com.cn/audio</a>
汽车	<a href="http://www.ti.com.cn/automotive">http://www.ti.com.cn/automotive</a>
宽带	<a href="http://www.ti.com.cn/broadband">http://www.ti.com.cn/broadband</a>
数字控制	<a href="http://www.ti.com.cn/control">http://www.ti.com.cn/control</a>
光纤网络	<a href="http://www.ti.com.cn/optical network">http://www.ti.com.cn/optical network</a>
安全	<a href="http://www.ti.com.cn/security">http://www.ti.com.cn/security</a>
电话	<a href="http://www.ti.com.cn/telecom">http://www.ti.com.cn/telecom</a>
视频与成像	<a href="http://www.ti.com.cn/video">http://www.ti.com.cn/video</a>
无线	<a href="http://www.ti.com.cn/wireless">http://www.ti.com.cn/wireless</a>

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2006, Texas Instruments Incorporated