### 1Mx36 Synchronous Pipeline Burst NBL SRAM

#### **FEATURES**

- Fast clock speed: 250, 225, 200, 166, 150, 133MHz
- Fast access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns
- Fast OE# access times: 2.6, 2.8, 3.0, 3.5, 3.8,
- Separate +2.5V ± 5% power supplies for Core, I/O (Vcc, Vccq)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
  - 119-bump BGA package
- Low capacitive bus loading

#### DESCRIPTION


The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 1M x 18 SRAMs into a single BGA package to provide 1M x 36 configuration. All synchronous inputs pass through registers controlled by a positiveedge-triggered single-clock input (CK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

NOTE: NBL (No Bus Latency) is equivalent to ZBTTN

#### **PIN CONFIGURATION**

	(TOP VIEW)												
	1	2	3	4	5	6	7						
Α	Vccq	SA	SA	SA	SA	SA	Vccq						
В	SA	CE2	SA	ADV#	SA	CE2#	NC						
С	NC	SA	SA	Vcc	SA	SA	NC						
D	DQc	DQPc	Vss	NC	Vss	DQPb	DQb						
Ε	DQc	DQc	Vss	CE1#	Vss	DQb	DQb						
F	Vccq	DQc	Vss	OE#	Vss	DQb	Vccq						
G	DQc	DQc	BWc#	SA	BWb#	DQb	DQb						
Н	DQc	DQc	Vss	WE#	Vss	DQb	DQb						
J	Vccq	Vcc	NC	Vcc	NC	Vcc	Vccq						
K	DQd	DQd	Vss	CK	Vss	DQa	DQa						
L	DQd	DQd	BWd#	NC	BWa#	DQa	DQa						
M	Vccq	DQd	Vss	CKE#	Vss	DQa	Vccq						
N	DQd	DQd	Vss	SA1	Vss	DQa	DQa						
Р	DQd	DQPd	Vss	SA0	Vss	DQPa	DQa						
R	NC	SA	LBO#	Vcc	NC	SA	NC						
Т	NC	NC	SA	SA	SA	NC	ZZ						
U	Vccq	NC	NC	NC	NC	NC	Vccq						

#### **BLOCK DIAGRAM**



White Electronic Designs Corp. reserves the right to change products or specifications without notice



#### **FUNCTION DESCRIPTION**

The WED2ZL361MS is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO# and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV# input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV#). ADV# should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE#) pin allows the operation of the chip to be suspended as long as necessary. When CKE# is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE# and ADV# are driven low at the rising edge of the clock.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE# is driven low, the write enable input signals WE# are driven high, and ADV# driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data.

Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[d:a] can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV# High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO# pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

#### **BURST SEQUENCE TABLE**

#### (INTERLEAVED BURST, LBO# = HIGH)

1 DO# D:-	High	Case 1		Case 2		Case 3		Case 4	
LBO# Pin		A1	A0	A1	A0	A1	A0	A1	A0
	0	0	0	1	1	0	1	1	
First A	0	1	0	0	1	1	1	0	
Fourth A	1	0	1	1	0	0	0	1	
, outili,	1	1	1	0	0	1	0	0	

NOTE 1: LBO# pin must be tied to High or Low, and Floating State must not be allowed.

#### (LINEAR BURST, LBO# = LOW)

1 DO# D:	High	Case 1		Case 2		Cas	se 3	Case 4	
LBO# Pin		A1	A0	A1	A0	<b>A</b> 1	A0	A1	A0
	0	0	0	1	1	0	1	1	
First Address		0	1	1	0	1	1	0	0
Fourth /	1	0	1	1	0	0	0	1	
l Garanz	1	1	0	0	0	1	1	0	

### **TRUTH TABLES**

#### SYNCHRONOUS TRUTH TABLE

CEx#	ADV	WE#	BWx#	OE#	CKE#	СК	Address Accessed	Operation
Н	L	Χ	Χ	Χ	L	1	N/A	Deselect
Х	Н	Χ	Х	Χ	L	1	N/A	Continue Deselect
L	L	Н	Х	L	L	1	External Address	Begin Burst Read Cycle
Х	Н	Χ	Х	L	L	1	Next Address	Continue Burst Read Cycle
L	L	Н	Х	Н	L	<b>↑</b>	External Address	NOP/Dummy Read
Х	Н	Χ	Χ	Н	L	<b>↑</b>	Next Address	Dummy Read
L	L	L	L	Χ	L	1	External Address	Begin Burst Write Cycle
Х	Н	Χ	L	Χ	L	1	Next Address	Continue Burst Write Cycle
L	L	L	Н	Χ	L	<b>↑</b>	N/A	NOP/Write Abort
Х	Н	Χ	Н	Х	L	1	Next Address	Write Abort
Х	Х	Χ	Χ	X	H	1	Current Address	Ignore Clock

#### NOTES:

- X means "Don't Care."
- 2. The rising edge of clock is symbolized by (  $\uparrow$  )
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- WRITE# = L means Write operation in WRITE TRUTH TABLE.
   WRITE# = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins (ZZ and OE#).
- 6. CEx# refers to the combination of CE1#, CE2 and CE2#.

#### WRITE TRUTH TABLE

WE#	BWa#	BWb#	BWc#	BWd#	Operation
Н	Х	Χ	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

#### NOTES:

- 1. X means "Don't Care."
- 2. All inputs in this table must meet setup and hold time around the rising edge of CK (  $\uparrow$  ).



## WHITE ELECTRONIC DESIGNS WED2ZL361MS

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	-0.3V to +3.6V
Vin (DQx)	-0.3V to +3.6V
Vin (Inputs)	-0.3V to +3.6V
Storage Temperature (BGA)	-55°C to +125°C
Short Circuit Output Current	100mA

<sup>\*</sup>Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condtions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

(Voltage Referenced to:  $V_{SS}$  = OV,  $T_A$  = 0°C; Commercial or -40°C  $\leq$   $T_A \leq$  85°C; Industrial)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	V <sub>IH</sub>		1.7	V <sub>CC</sub> +0.3	V	1
Input Low (Logic 0) Voltage	VIL		-0.3	0.7	V	1
Input Leakage Current	lu	$0V \le V_{IN} \le V_{CC}$	-5	5	μA	2
Output Leakage Current	ILO	Output(s) Disabled, $0V \le V \text{In} \le V \text{CC}$ $I_{OH} = -1.0 \text{mA}$	-5	5	μA	
Output High Voltage	Voн	IoL = 1.0mA	2.0	-	V	1
Output Low Voltage	Vol		-	0.4	V	1
Supply Voltage	Vcc		2.375	2.625	V	1

- 1. All voltages referenced to Vss (GND)
- 2. ZZ pin has an internal pull-up, and input leakage is higher.

#### **DC CHARACTERISTICS**

Description	Symbol	Conditions	Тур	250 MHz	200 MHz	166 MHz	133 MHz	Units	Notes
Power Supply Current: Operating	I <sub>DD</sub>	Device Selected; All Inputs II VIL or II VIH; Cycle Time = Tcyc MIN; Vcc = MAX; Output Open		900	800	690	580	mA	1, 2
Power Supply Current: Standby	I <sub>SB2</sub>	Device Deselected; Vcc = MAX; All Inputs I Vss + 0.2 or Vcc - 0.2; All Inputs Static; CK Frequency = 0; ZZ II VIL	30	60	60	60	60	mA	2
Power Supply Current: Current	ISB3	Device Selected; All Inputs II V <sub>IL</sub> or II V <sub>IH</sub> ; Cycle Time = Tcyc MIN; Vcc = MAX; Output Open; ZZ II Vcc - 0.2V	20	40	40	40	40	mA	2
Clock Running Standby Current	ISB4	Device Deselected; $V_{CC}$ = MAX; All Inputs $\parallel$ Vss + 0.2 or Vcc - 0.2; Cycle Time = Tcyc MIN; ZZ $\parallel$ V $_{\text{IL}}$		150	140	130	100	mA	2

### NOTES:

- IDD is specified with no output current and increases with faster cycle times.  $\ensuremath{\mathsf{IDD}}$  increases with faster cycle times and greater output loading.
- Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

#### **BGA CAPACITANCE**

Description	Symbol	Conditions	Тур	Max	Units	Notes
Control Input Capacitance	Cı	Ta = 25°C; f = 1MHz	5	7	pF	1
Input/Output Capacitance (DQ)	Co	T <sub>A</sub> = 25°C; f = 1MH <sub>Z</sub>	6	8	pF	1
Address Capacitance	CA	T <sub>A</sub> = 25°C; f = 1MH <sub>Z</sub>	5	7	pF	1
Clock Capacitance	Сск	$T_A = 25$ °C; $f = 1MH_Z$	3	5	pF	1

#### NOTES:

This parameter is sampled.

#### **AC CHARACTERISTICS**

Parameter	Cumb - I	250	MHz	225	MHz	200	MHz	166	MHz	150	MHz	1331	MHz	Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	4.0		4.4		5.0		6.0		6.7		7.5		ns
Clock Access Time	tcp		2.6		2.8		3.0		3.5		3.8		4.2	ns
Output enable to Data Valid	toE		2.6		2.8		3.0		3.5		3.8		4.2	ns
Clock High to Output Low-Z	tızc	1.5		1.5		1.5		1.5		1.5	4	1.5		ns
Output Hold from Clock High	tон	1.5		1.5		1.5		1.5		1.5	JE /	1.5		ns
Output Enable Low to output Low-Z	tlzoe	0.0		0.0		0.0		0.0	25-	0.0		0.0		ns
Output Enable High to Output High-Z	thzoe		2.6		2.8		3.0	-/2	3.0	e II	3.0	7 77 7	3.5	ns
Clock High to Output High-Z	tHZC		2.6		2.8		3.0	2.1	3.0	(	3.0		3.5	ns
Clock High Pulse Width	tсн	1.7		2.0		2.0	\V3	2.2	-	2.2		2.2		ns
Clock Low Pulse Width	tcL	1.7		2.0	-	2.0	\	2.2		2.2		2.2		ns
Address Setup to Clock High	tas	1.2		1.4	<u> </u>	1.4	+	1.5		1.5		1.5		ns
CKE Setup to Clock High	tces	1.2		1.4	14	1.4		1.5		1.5		1.5		ns
Data Setup to Clock High	tos	1.2		1.4	1	1.4		1.5		1.5		1.5		ns
Write Setup to Clock High	tws	1.2	_	1.4	\	1.4		1.5		1.5		1.5		ns
Address Advance to Clock High	tadvs	1.2		1.4		1.4		1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.2		1.4		1.4		1.5		1.5		1.5		ns
Address Hold to Clock high	tan	0.3		0.4		0.4		0.5		0.5		0.5		ns
CKE Hold to Clock High	tcen	0.3		0.4		0.4		0.5		0.5		0.5		ns
Data Hold to Clock High	ton	0.3		0.4		0.4		0.5		0.5		0.5		ns
Write Hold to Clock High	twн	0.3		0.4		0.4		0.5		0.5		0.5		ns
Address Advance to Clock High	tadvh	0.3		0.4		0.4		0.5		0.5		0.5		ns
Chip Select Hold to Clock High	tсsн	0.3		0.4		0.4		0.5		0.5		0.5		ns
ZZ High to Power Down	tpps	2		2		2		2		2		2		cycle
ZZ Low to Power Up	tpus	2		2		2		2		2		2		cycle

#### NOTES:


- 1. All Address inputs must meet the specified setup and hold times for all rising clock (CK) edges when ADV is sampled low and CEx# is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 2. Chip enable must be valid at each rising edge of CK (when ADV is Low) to remain enabled.
- 3. A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV Low. Both cases must meet setup and hold times.

#### **AC TEST CONDITIONS**

 $(0 \le T_A \le 70 ^{\circ}\text{C}, \ V_{\text{CC}} = 2.5 \text{V} \pm 5\%; \ \text{Commercial or -40 ^{\circ}\text{C}} \le T_{\text{a}} \le 85 ^{\circ}\text{C}; \ V_{\text{CC}} = 2.5 \text{V} \pm 5\%; \ \text{Industrial})$ 


Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

#### **OUTPUT LOAD (A)**



#### **OUTPUT LOAD (B)**

(for tLzc, tLzoe, tHzoe, and tHzc)




\*Including Scope and Jig Capacitance


**SNOOZE MODE** 

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.


When ZZ becomes a logic HIGH, ISB2Z is guaranteed after the setup time tZZ is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

e ignored. ZZ is an asynchronicauses the device to enter Sf	ous, ac-		mpleted.		iateu ui	idi valid j	
	SNOOZ	E MOD	E 3		100		
Description	Conditions	Symbol	Min	Max	Units	Notes	
Current during SNOOZE MODE	ZZ ≥ V <sub>IH</sub>	l <sub>SB2Z</sub>		10	mA		
ZZ active to input ignored		tzz		2(tkc)	ns	1	
ZZ inactive to input sampled		trzz	2(tkc)		ns	1	
ZZ active to snooze current		tzzı		2(tkc)	ns	1	
ZZ inactive to exit snooze current		trzzi			ns	1	









□ Dont Care☑ Undefined



Data Out

NOTES:


### 

D5


D2

WRITE# = L means WE# = L, and BWx# = L CEx# refers to the combination of CE1#, CE2 and CE2#.














NOTE: Ball attach pad for above BGA package is 620 microns in diameter. Pad is solder mask defined.

#### ORDERING INFORMATION

COMMERCIAL TEMP RANGE (0°C TO 70°C)

Part Number	Configuration	tco (ns)	Clock (MHz)
WED2ZL361MS26BC	1M x 36	2.6	250
WED2ZL361MS28BC	1M x 36	2.8	225
WED2ZL361MS30BC	1M x 36	3.0	200
WED2ZL361MS35BC	1M x 36	3.5	166
WED2ZL361MS38BC	1M x 36	3.8	150
WED2ZL361MS42BC	1M x 36	4.2	133

INDUSTRIAL TEMP RANGE (-40°C TO +85°C)

Part Number	Configuration	t <sub>CD</sub> (ns)	Clock (MHz)
WED2ZL361MS26BI*	1M x 36	2.6	250
WED2ZL361MS28BI	1M x 36	2.8	225
WED2ZL361MS30BI	1M x 36	3.0	200
WED2ZL361MS35BI	1M x 36	3.5	166
WED2ZL361MS38BI	1M x 36	3.8	150
WED2ZL361MS42BI	1M x 36	4.2	133

<sup>\*</sup>Consult factory for availability.