



# 1Mx36 Synchronous Pipeline Burst NBL SRAM

## FEATURES

- Fast clock speed: 250, 225, 200, 166, 150, 133MHz
- Fast access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns
- Fast OE# access times: 2.6, 2.8, 3.0, 3.5, 3.8, 4.2ns
- Separate +2.5V ± 5% power supplies for Core, I/O (Vcc, Vccq)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
  - 119-bump BGA package
- Low capacitive bus loading

## DESCRIPTION


The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 1M x 18 SRAMs into a single BGA package to provide 1M x 36 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

NOTE: NBL (No Bus Latency) is equivalent to ZBT™

## PIN CONFIGURATION (TOP VIEW)

	1	2	3	4	5	6	7
A	Vccq	SA	SA	SA	SA	SA	Vccq
B	SA	CE2	SA	ADV#	SA	CE2#	NC
C	NC	SA	SA	Vcc	SA	SA	NC
D	DQc	DQPc	Vss	NC	Vss	DQPb	DQb
E	DQc	DQc	Vss	CE1#	Vss	DQb	DQb
F	Vccq	DQc	Vss	OE#	Vss	DQb	Vccq
G	DQc	DQc	BWc#	SA	BWb#	DQb	DQb
H	DQc	DQc	Vss	WE#	Vss	DQb	DQb
J	Vccq	Vcc	NC	Vcc	NC	Vcc	Vccq
K	DQd	DQd	Vss	CK	Vss	DQa	DQa
L	DQd	DQd	BWd#	NC	BWa#	DQa	DQa
M	Vccq	DQd	Vss	CKE#	Vss	DQa	Vccq
N	DQd	DQd	Vss	SA1	Vss	DQa	DQa
P	DQd	DQPd	Vss	SA0	Vss	DQPd	DQa
R	NC	SA	LBO#	Vcc	NC	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	Vccq	NC	NC	NC	NC	NC	Vccq

## BLOCK DIAGRAM





**FUNCTION DESCRIPTION**

The WED2ZL361MS is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO# and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV# input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV#). ADV# should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE#) pin allows the operation of the chip to be suspended as long as necessary. When CKE# is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE# and ADV# are driven low at the rising edge of the clock.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE# is driven low, the write enable input signals WE# are driven high, and ADV# driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data.

Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[d:a] can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV# High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO# pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

**BURST SEQUENCE TABLE**

**(INTERLEAVED BURST, LBO# = HIGH)**

LBO# Pin	High	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
		1	1	1	0	0	1	0	0

**(LINEAR BURST, LBO# = LOW)**

LBO# Pin	High	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
		1	1	0	0	0	1	1	0

NOTE 1: LBO# pin must be tied to High or Low, and Floating State must not be allowed.



**TRUTH TABLES**

**SYNCHRONOUS TRUTH TABLE**

CEx#	ADV	WE#	BWx#	OE#	CKE#	CK	Address Accessed	Operation
H	L	X	X	X	L	↑	N/A	Deselect
X	H	X	X	X	L	↑	N/A	Continue Deselect
L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	H	X	X	H	L	↑	Next Address	Dummy Read
L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	H	↑	Current Address	Ignore Clock

NOTES:

1. X means "Don't Care."
2. The rising edge of clock is symbolized by ( ↑ ).
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
4. WRITE# = L means Write operation in WRITE TRUTH TABLE.  
WRITE# = H means Read operation in WRITE TRUTH TABLE.
5. Operation finally depends on status of asynchronous input pins (ZZ and OE#).
6. CEx# refers to the combination of CE1#, CE2 and CE2#.

**WRITE TRUTH TABLE**

WE#	BWa#	BWb#	BWc#	BWd#	Operation
H	X	X	X	X	Read
L	L	H	H	H	Write Byte a
L	H	L	H	H	Write Byte b
L	H	H	L	H	Write Byte c
L	H	H	H	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	H	H	H	H	Write Abort/NOP

NOTES:

1. X means "Don't Care."
2. All inputs in this table must meet setup and hold time around the rising edge of CK ( ↑ ).



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	-0.3V to +3.6V
V <sub>in</sub> (DQx)	-0.3V to +3.6V
V <sub>in</sub> (Inputs)	-0.3V to +3.6V
Storage Temperature (BGA)	-55°C to +125°C
Short Circuit Output Current	100mA

\*Stress greater than those listed under \*Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(Voltage Referenced to: V<sub>SS</sub> = 0V, T<sub>A</sub> = 0°C; Commercial or -40°C ≤ T<sub>A</sub> ≤ 85°C; Industrial)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	V <sub>IH</sub>		1.7	V <sub>CC</sub> +0.3	V	1
Input Low (Logic 0) Voltage	V <sub>IL</sub>		-0.3	0.7	V	1
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-5	5	μA	2
Output Leakage Current	I <sub>LO</sub>	Output(s) Disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-5	5	μA	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA I <sub>OL</sub> = 1.0mA	2.0	-	V	1
Output Low Voltage	V <sub>OL</sub>		-	0.4	V	1
Supply Voltage	V <sub>CC</sub>		2.375	2.625	V	1

NOTES:

1. All voltages referenced to V<sub>SS</sub> (GND)
2. ZZ pin has an internal pull-up, and input leakage is higher.

**DC CHARACTERISTICS**

Description	Symbol	Conditions	Typ	250 MHz	200 MHz	166 MHz	133 MHz	Units	Notes
Power Supply Current: Operating	I <sub>DD</sub>	Device Selected; All Inputs ∅ V <sub>IL</sub> or ∅ V <sub>IH</sub> ; Cycle Time = T <sub>CYC</sub> MIN; V <sub>CC</sub> = MAX; Output Open		900	800	690	580	mA	1, 2
Power Supply Current: Standby	I <sub>SB2</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ∅ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; All Inputs Static; CK Frequency = 0; ZZ ∅ V <sub>IL</sub>	30	60	60	60	60	mA	2
Power Supply Current: Current	I <sub>SB3</sub>	Device Selected; All Inputs ∅ V <sub>IL</sub> or ∅ V <sub>IH</sub> ; Cycle Time = T <sub>CYC</sub> MIN; V <sub>CC</sub> = MAX; Output Open; ZZ ∅ V <sub>CC</sub> - 0.2V	20	40	40	40	40	mA	2
Clock Running Standby Current	I <sub>SB4</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ∅ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; Cycle Time = T <sub>CYC</sub> MIN; ZZ ∅ V <sub>IL</sub>		150	140	130	100	mA	2

NOTES:

1. I<sub>DD</sub> is specified with no output current and increases with faster cycle times. I<sub>DD</sub> increases with faster cycle times and greater output loading.
2. Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

**BGA CAPACITANCE**

Description	Symbol	Conditions	Typ	Max	Units	Notes
Control Input Capacitance	C <sub>I</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Input/Output Capacitance (DQ)	C <sub>O</sub>	T <sub>A</sub> = 25°C; f = 1MHz	6	8	pF	1
Address Capacitance	C <sub>A</sub>	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Clock Capacitance	C <sub>CK</sub>	T <sub>A</sub> = 25°C; f = 1MHz	3	5	pF	1

NOTES:

1. This parameter is sampled.



AC CHARACTERISTICS

Parameter	Symbol	250MHz		225MHz		200MHz		166MHz		150MHz		133MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Clock Time	t <sub>CYC</sub>	4.0	--	4.4	--	5.0	--	6.0	--	6.7	--	7.5	--	ns
Clock Access Time	t <sub>CD</sub>	--	2.6	--	2.8	--	3.0	--	3.5	--	3.8	--	4.2	ns
Output enable to Data Valid	t <sub>OE</sub>	--	2.6	--	2.8	--	3.0	--	3.5	--	3.8	--	4.2	ns
Clock High to Output Low-Z	t <sub>LZC</sub>	1.5	--	1.5	--	1.5	--	1.5	--	1.5	--	1.5	--	ns
Output Hold from Clock High	t <sub>OH</sub>	1.5	--	1.5	--	1.5	--	1.5	--	1.5	--	1.5	--	ns
Output Enable Low to output Low-Z	t <sub>LZOE</sub>	0.0	--	0.0	--	0.0	--	0.0	--	0.0	--	0.0	--	ns
Output Enable High to Output High-Z	t <sub>HZOE</sub>	--	2.6	--	2.8	--	3.0	--	3.0	--	3.0	--	3.5	ns
Clock High to Output High-Z	t <sub>HZC</sub>	--	2.6	--	2.8	--	3.0	--	3.0	--	3.0	--	3.5	ns
Clock High Pulse Width	t <sub>CH</sub>	1.7	--	2.0	--	2.0	--	2.2	--	2.2	--	2.2	--	ns
Clock Low Pulse Width	t <sub>CL</sub>	1.7	--	2.0	--	2.0	--	2.2	--	2.2	--	2.2	--	ns
Address Setup to Clock High	t <sub>AS</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
CKE Setup to Clock High	t <sub>CES</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
Data Setup to Clock High	t <sub>DS</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
Write Setup to Clock High	t <sub>WS</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
Address Advance to Clock High	t <sub>ADVS</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
Chip Select Setup to Clock High	t <sub>CSS</sub>	1.2	--	1.4	--	1.4	--	1.5	--	1.5	--	1.5	--	ns
Address Hold to Clock high	t <sub>AH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
CKE Hold to Clock High	t <sub>CEH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
Data Hold to Clock High	t <sub>DH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
Write Hold to Clock High	t <sub>WH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
Address Advance to Clock High	t <sub>ADVH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
Chip Select Hold to Clock High	t <sub>CSH</sub>	0.3	--	0.4	--	0.4	--	0.5	--	0.5	--	0.5	--	ns
ZZ High to Power Down	t <sub>PDS</sub>	2	--	2	--	2	--	2	--	2	--	2	--	cycle
ZZ Low to Power Up	t <sub>PUS</sub>	2	--	2	--	2	--	2	--	2	--	2	--	cycle

NOTES:


1. All Address inputs must meet the specified setup and hold times for all rising clock (CK) edges when ADV is sampled low and CEx# is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip enable must be valid at each rising edge of CK (when ADV is Low) to remain enabled.
3. A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV Low. Both cases must meet setup and hold times.

AC TEST CONDITIONS

(0 ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 2.5V ± 5%; Commercial or -40°C ≤ T<sub>a</sub> ≤ 85°C; V<sub>CC</sub> = 2.5V ± 5%; Industrial)


Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

OUTPUT LOAD (A)



OUTPUT LOAD (B)

(for t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZC</sub>)



\*Including Scope and Jig Capacitance



### SNOOZE MODE

SNOOZE MODE is a low-current, “power-down” mode in which the device is deselected and current is reduced to  $I_{SB2Z}$ . The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH,  $I_{SB2Z}$  is guaranteed after the setup time  $t_{ZZ}$  is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

#### SNOOZE MODE

Description	Conditions	Symbol	Min	Max	Units	Notes
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	$I_{SB2Z}$		10	mA	
ZZ active to input ignored		$t_{ZZ}$		$2(t_{kc})$	ns	1
ZZ inactive to input sampled		$t_{RZZ}$	$2(t_{kc})$		ns	1
ZZ active to snooze current		$t_{ZZI}$		$2(t_{kc})$	ns	1
ZZ inactive to exit snooze current		$t_{RZZI}$			ns	1







FIG 2 TIMING WAVEFORM OF READ CYCLE




NOTES: WRITE# = L means WE# = L, and BWx# = L  
CEx# refers to the combination of CE1#, CE2 and CE2#.

□ Dont Care  
⊗ Undefined



FIG 3 TIMING WAVEFORM OF WRITE CYCLE




NOTES: WRITE# = L means WE# = L, and BWx# = L  
CEx# refers to the combination of CE1#, CE2 and CE2#.

□ Dont Care  
⊗ Undefined





FIG. 4 TIMING WAVEFORM OF SINGLE READ/WRITE




NOTES: WRITE# = L means WE# = L, and BWx# = L.  
CEx# refers to the combination of CE1#, CE2 and CE2#.

□ Dont Care  
⊗ Undefined



FIG. 5 TIMING WAVEFORM OF CKE# OPERATION




NOTES: WRITE# = L means WE# = L, and BWx# = L  
CEx# refers to the combination of CE1#, CE2 and CE2#.

□ Dont Care  
⊠ Undefined



FIG. 6 TIMING WAVEFORM OF CE# OPERATION



NOTES: WRITE# = L means WE# = L, and BWx# = L  
CEx# refers to the combination of CE1#, CE2 and CE2#.

□ Dont Care  
⊗ Undefined

