



2Mx32 5V Flash Module

FEATURES

- Access Time of 90, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.185" square, Hermetic Ceramic HIP (Package 401).
 - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880") square (Package 510) 3.56mm (0.140") height. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (FIGURE 3)
- Sector Architecture
 - 32 equal size sectors of 64KBytes per each 2Mx8 chip
 - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx32
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET# pin resets internal state machine to the read mode.
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

* This product is subject to change without notice.

Note: For programming information refer to Flash Programming 16M5 Application Note.

FIGURE 1 – PIN CONFIGURATION FOR WF2M32-XXH5







FIGURE 2 – PIN CONFIGURATION FOR WF2M32-XG2UX5





ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Ratings | Unit |
|--|------------------|--------------|--------|
| Voltage on Any Pin Relative to V _{SS} | V _T | -2.0 to +7.0 | V |
| Power Dissipation | P _T | 8 | W |
| Storage Temperature | T _{stg} | -65 to +125 | °C |
| Short Circuit Output Current | I _{OS} | 100 | mA |
| Endurance – Write/Erase Cycles (Extended Temp) | | 100,000 min | cycles |
| Data Retention | | 20 | years |

CAPACITANCE

T_A = +25°C, f = 1.0MHz

| Parameter | Symbol | Max | Unit |
|---------------------------------|------------------|-----|------|
| OE# capacitance | COE | 50 | pF |
| WE1-4# capacitance HIP (PGA) | CWE | 20 | pF |
| HIP (Alternate pinout) | CWE | 50 | pF |
| CQFP G4T | CWE | 50 | pF |
| CQFP G2U | CWE | 20 | pF |
| G2U (Alternate pinout) | CWE | 50 | pF |
| CS1-4# capacitance | C _{CS} | 20 | pF |
| Data I/O capacitance | C _{I/O} | 20 | pF |
| Address input capacitance | C _{AD} | 50 | pF |

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Parameter | Symbol | Min | Typ | Max | Unit |
|------------------------------|-----------------|------|-----|-----------------------|------|
| Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| Ground | V _{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.0 | - | V _{CC} + 0.5 | V |
| Input Low Voltage | V _{IL} | -0.5 | - | +0.8 | V |
| Operating Temperature (Mil.) | T _A | -55 | - | +125 | °C |
| Operating Temperature (Ind.) | T _A | -40 | - | +85 | °C |

DC CHARACTERISTICS – CMOS COMPATIBLE

V_{CC} = 5.0V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

| Parameter | Symbol | Conditions | Min | Max | Unit |
|---|--------------------|--|----------------------|------|------|
| Input Leakage Current | I _{LI} | V _{CC} = 5.5, V _{IN} = GND to V _{CC} | | 10 | µA |
| Output Leakage Current | I _{LOx32} | V _{CC} = 5.5, V _{IN} = GND to V _{CC} | | 10 | µA |
| V _{CC} Active Current for Read (1) | I _{CC1} | CS# = V _{IL} , OE# = V _{IH} , f = 5MHz | | 160 | mA |
| V _{CC} Active Current for Program or Erase (2) | I _{CC2} | CS# = V _{IL} , OE# = V _{IH} | | 240 | mA |
| V _{CC} Standby Current | I _{CC3} | V _{CC} = 5.5, CS# = V _{IH} , f = 5MHz, RESET# = V _{CC} ± 0.3V | | 8.0 | mA |
| Output Low Voltage | V _{OL} | I _{OL} = 12.0 mA, V _{CC} = 4.5 | | 0.45 | V |
| Output High Voltage | V _{OH} | I _{OH} = -2.5 mA, V _{CC} = 4.5 | 0.85xV _{CC} | | V |
| Low V _{CC} Lock-Out Voltage | V _{LKO} | | 3.2 | 4.2 | V |

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE# at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

V_{CC} = 5.0V, -55°C ≤ T_A ≤ +125°C

| Parameter | Symbol | | -90 | | -120 | | -150 | | Unit |
|--|--------------------|------------------|-----|-----|------|-----|------|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| Write Cycle Time | t _{AVAV} | t _{WC} | 90 | | 120 | | 150 | | ns |
| Chip Select Setup Time | t _{ELWL} | t _{CS} | 0 | | 0 | | 0 | | ns |
| Write Enable Pulse Width | t _{WLWH} | t _{WP} | 45 | | 50 | | 50 | | ns |
| Address Setup Time | t _{AVWL} | t _{AS} | 0 | | 0 | | 0 | | ns |
| Data Setup Time | t _{DVWH} | t _{DS} | 45 | | 50 | | 50 | | ns |
| Data Hold Time | t _{WHDX} | t _{DH} | 0 | | 0 | | 0 | | ns |
| Address Hold Time | t _{WLAX} | t _{AH} | 45 | | 50 | | 50 | | ns |
| Write Enable Pulse Width High | t _{WHWL} | t _{WPH} | 20 | | 20 | | 20 | | ns |
| Duration of Byte Programming Operation (1) | t _{WHWH1} | | | 300 | | 300 | | 300 | μs |
| Sector Erase (2) | t _{WHWH2} | | | 15 | | 15 | | 15 | sec |
| Read Recovery Time before Write | t _{GHWL} | | 0 | | 0 | | 0 | | μs |
| V _{CC} Setup Time | t _{VCS} | | 50 | | 50 | | 50 | | μs |
| Chip Programming Time | | | | 44 | | 44 | | 44 | sec |
| Chip Erase Time (3) | | | | 256 | | 256 | | 256 | sec |
| Output Enable Hold Time (4) | t _{OEHL} | | 10 | | 10 | | 10 | | ns |
| RESET# Pulse Width (5) | t _{RP} | | 500 | | 500 | | 500 | | ns |

NOTES:

1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.
5. RESET# internally tied to V_{CC} for the default pin configuration in the HIP package.

AC CHARACTERISTICS – READ-ONLY OPERATIONS

V_{CC} = 5.0V, -55°C ≤ T_A ≤ +125°C

| Parameter | Symbol | | -90 | | -120 | | -150 | | Unit |
|---|-------------------|--------------------|-----|-----|------|-----|------|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| Read Cycle Time | t _{AVAV} | t _{RC} | 90 | | 120 | | 150 | | ns |
| Address Access Time | t _{AVQV} | t _{ACC} | | 90 | | 120 | | 150 | ns |
| Chip Select Access Time | t _{ELQV} | t _{CE} | | 90 | | 120 | | 150 | ns |
| Output Enable to Output Valid | t _{GLQV} | t _{OE} | | 40 | | 50 | | 55 | ns |
| Chip Select High to Output High Z (1) | t _{EHQZ} | t _{DF} | | 20 | | 30 | | 35 | ns |
| Output Enable High to Output High Z (1) | t _{GHQZ} | t _{DF} | | 20 | | 30 | | 35 | ns |
| Output Hold from Addresses, CS# or OE# Change, whichever is First | t _{AXQX} | t _{OH} | 0 | | 0 | | 0 | | ns |
| RST Low to Read Mode (1,2) | | t _{Ready} | | 20 | | 20 | | 20 | μs |

NOTES:

1. Guaranteed by design, not tested.
2. RESET# internally tied to V_{CC} for the default pin configuration in the HIP package.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

V_{CC} = 5.0V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

| Parameter | Symbol | | -90 | | -120 | | -150 | | Unit |
|--|--------------------|------------------|-----|-----|------|-----|------|-----|------|
| | | | Min | Max | Min | Max | Min | Max | |
| Write Cycle Time | t _{AVAV} | t _{wc} | 90 | | 120 | | 150 | | ns |
| Write Enable Setup Time | t _{wLEL} | t _{ws} | 0 | | 0 | | 0 | | ns |
| Chip Select Pulse Width | t _{eLEH} | t _{cp} | 45 | | 50 | | 50 | | ns |
| Address Setup Time | t _{aVEL} | t _{as} | 0 | | 0 | | 0 | | ns |
| Data Setup Time | t _{dVEH} | t _{ds} | 45 | | 50 | | 50 | | ns |
| Data Hold Time | t _{eHDX} | t _{dh} | 0 | | 0 | | 0 | | ns |
| Address Hold Time | t _{eLAX} | t _{ah} | 45 | | 50 | | 50 | | ns |
| Chip Select Pulse Width High | t _{eHEL} | t _{cpH} | 20 | | 20 | | 20 | | ns |
| Duration of Byte Programming Operation (1) | t _{wHWH1} | | | 300 | 300 | | 300 | | μs |
| Sector Erase Time (2) | t _{wHWH2} | | | 15 | 15 | | 15 | | sec |
| Read Recovery Time | t _{gHEL} | | 0 | | 0 | | 0 | | μs |
| Chip Programming Time | | | | 44 | 44 | | 44 | | sec |
| Chip Erase Time (3) | | | | 256 | 256 | | 256 | | sec |
| Output Enable Hold Time (4) | t _{oEH} | | 10 | | 10 | | 10 | | ns |

NOTES:

1. Typical value for t_{wHWH1} is 7μs.
2. Typical value for t_{wHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

FIGURE 3 – AC TEST CIRCUIT




FIGURE 4 – RESET TIMING DIAGRAM






FIGURE 5 – AC WAVEFORMS FOR READ OPERATIONS







FIGURE 6 – WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED




NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to each chip.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



FIGURE 7 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS



NOTE:
1. SA is the sector address for Sector Erase.



FIGURE 8 – AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS







FIGURE 9 – ALTERNATE CS# CONTROLLED PROGRAMMING OPERATION TIMINGS



Notes:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to each chip.
4. D_{OUT} is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



FIGURE 10 – ALTERNATE PIN CONFIGURATION FOR WF2M32I-XHX5




FIGURE 11 – ALTERNATE PIN CONFIGURATION FOR WF2M32U-XG2UX5








FIGURE 12 – PIN CONFIGURATION FOR WF2M32I-XG2UX5





PACKAGE 401: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W F 2M32 X - XXX X X 5 X

LEAD FINISH:

- Blank = Gold plated leads
- A = Solder dip leads

V_{PP} PROGRAMMING VOLTAGE

5 = 5 V

DEVICE GRADE:

- Q = Compliant -55°C to +125°C
- M = Military -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- H = Ceramic Hex In line Package, HIP (Package 401)
- G2U = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 510)

ACCESS TIME (ns)

IMPROVEMENT MARK

- **For HIP Package**
 - Blank = 4CS# and 4WE#
 - I = 4CS# and 1WE#, RESET#
- **For G2U Package**
 - Blank = 4CS# and 4WE#
 - U = 1CS# and 1WE#
 - I = 4CS# and 1WE#, RESET#

ORGANIZATION, 2M x 32

User configurable as 4M x 16 or 8M x 8
(Except WF2M32U-XG2UX which is 32 bit wide only.)

Flash

WHITE ELECTRONIC DESIGNS CORP.

