



## 256MB – 32Mx72 DDR SDRAM UNBUFFERED

### FEATURES

- Double-data-rate architecture
- DDR200, DDR266, DDR333 and DDR400
  - JEDEC design specifications
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2, 2.5 (clock)
- Programmable Burst Length (2, 4, 8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input.
- Auto and self refresh
- Serial presence detect
- Power supply:
  - Vcc = Vccq = +2.5V ± 0.2V (100, 133 and 166MHz)
  - Vcc = Vccq = +2.6V ± 0.1V (200MHz)
- JEDEC 184 pin DIMM package
  - JD3 PCB height: 30.48 (1.20") Max

### DESCRIPTION

The WED3EG7232S is a 32Mx72 Double Data Rate SDRAM memory module based on 256Mb DDR SDRAM components. The module consists of nine 32Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

\* This product is under development, is not qualified or characterized and is subject to change without notice.

NOTE: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

### OPERATING FREQUENCIES

	DDR400 @CL=3	DDR333 @CL=2.5	DDR266 @CL=2	DDR266 @CL=2.5	DDR200 @CL=2
Clock Speed	200MHz	166MHz	133MHz	133MHz	100MHz
CL-tRCD-tRP	3-3-3	2.5-3-3	2-2-2	2.5-3-3	2-2-2



**PIN CONFIGURATION**


PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	V <sub>REF</sub>	47	DQS8	93	V <sub>SS</sub>	139	V <sub>SS</sub>
2	DQ0	48	A0	94	DQ4	140	DQM8
3	V <sub>SS</sub>	49	CB2	95	DQ5	141	A10
4	DQ1	50	V <sub>SS</sub>	96	V <sub>CCQ</sub>	142	CB6
5	DQS0	51	CB3	97	DQM0	143	V <sub>CCQ</sub>
6	DQ2	52	BA1	98	DQ6	144	CB7
7	V <sub>CC</sub>	53	DQ32	99	DQ7	145	V <sub>SS</sub>
8	DQ3	54	V <sub>CCQ</sub>	100	V <sub>SS</sub>	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	NC	56	DQS4	102	NC	148	V <sub>CC</sub>
11	V <sub>SS</sub>	57	DQ34	103	NC	149	DQM4
12	DQ8	58	V <sub>SS</sub>	104	V <sub>CCQ</sub>	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	V <sub>SS</sub>
15	V <sub>CCQ</sub>	61	DQ40	107	DQM1	153	DQ44
16	CK1	62	V <sub>CCQ</sub>	108	V <sub>CC</sub>	154	RAS#
17	CK1#	63	WE#	109	DQ14	155	DQ45
18	V <sub>SS</sub>	64	DQ41	110	DQ15	156	V <sub>CCQ</sub>
19	DQ10	65	CAS#	111	NC	157	CS0#
20	DQ11	66	V <sub>SS</sub>	112	V <sub>CCQ</sub>	158	NC
21	CKE0	67	DQS5	113	NC	159	DQM5
22	V <sub>CCQ</sub>	68	DQ42	114	DQ20	160	V <sub>SS</sub>
23	DQ16	69	DQ43	115	A12	161	DQ46
24	DQ17	70	V <sub>CC</sub>	116	V <sub>SS</sub>	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC
26	V <sub>SS</sub>	72	DQ48	118	A11	164	V <sub>CCQ</sub>
27	A9	73	DQ49	119	DQM2	165	DQ52
28	DQ18	74	V <sub>SS</sub>	120	V <sub>CC</sub>	166	DQ53
29	A7	75	CK2#	121	DQ22	167	NC
30	V <sub>CCQ</sub>	76	CK2	122	A8	168	V <sub>CC</sub>
31	DQ19	77	V <sub>CCQ</sub>	123	DQ23	169	DQM6
32	A5	78	DQS6	124	V <sub>SS</sub>	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	V <sub>SS</sub>	80	DQ51	126	DQ28	172	V <sub>CCQ</sub>
35	DQ25	81	V <sub>SS</sub>	127	DQ29	173	NC
36	DQS3	82	V <sub>CCID</sub>	128	V <sub>CCQ</sub>	174	DQ60
37	A4	83	DQ56	129	DQM3	175	DQ61
38	V <sub>CC</sub>	84	DQ57	130	A3	176	V <sub>SS</sub>
39	DQ26	85	V <sub>CC</sub>	131	DQ30	177	DQM7
40	DQ27	86	DQS7	132	V <sub>SS</sub>	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	V <sub>SS</sub>	88	DQ59	134	CB4	180	V <sub>CCQ</sub>
43	A1	89	V <sub>SS</sub>	135	CB5	181	SA0
44	CB0	90	NC	136	V <sub>CCQ</sub>	182	SA1
45	CB1	91	SDA	137	CK0	183	SA2
46	V <sub>CC</sub>	92	SCL	138	CK0#	184	V <sub>CCSPD</sub>

**PIN NAMES**


A0-A12	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
CB0-CB7	Check bits
DQS0-DQS8	Data Strobe Input/Output
CK0, CK1, CK2	Clock Input
CK0#, CK1#, CK2#	Clock Input
CKE0	Clock Enable Input
CS0#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-DQM8	Data-in-mask
V <sub>CC</sub>	Power Supply
V <sub>CCQ</sub>	Power Supply for DQS
V <sub>SS</sub>	Ground
V <sub>REF</sub>	Power Supply for Reference
V <sub>CCSPD</sub>	Serial EEPROM Power Supply
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
V <sub>CCID</sub>	V <sub>CC</sub> Identification Flag
NC	No Connect



FUNCTIONAL BLOCK DIAGRAM



- RAS# → RAS#: SDRAMs
- CAS# → CAS#: SDRAMs
- BA0-BA1 → BA0-BA1: SDRAMs
- WE# → WE#: SDRAMs
- A0-A12 → A0-A12: SDRAMs
- CKE0 → CKE0: SDRAMs



CLOCK INPUT	
CK0, CK0#	3 SDRAMs
CK1, CK1#	3 SDRAMs
CK2, CK2#	3 SDRAMs

NOTES: All resistor values are 22 ohms unless otherwise specified.



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Units
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 3.6	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub> , V <sub>CCQ</sub>	-1.0 to 3.6	V
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	9	W
Short Circuit Current	I <sub>OS</sub>	50	mA

Note: Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.  
 Functional operation should be restricted to recommended operating condition.  
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC CHARACTERISTICS**

0°C ≤ T<sub>A</sub> ≤ 70°C, DDR400: V<sub>CC</sub> = V<sub>CCQ</sub> = +2.6V ± 0.1V; DDR333, 266, 200: V<sub>CC</sub> = V<sub>CCQ</sub> = 2.5V ± 0.2V

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.3	2.7	V
Supply Voltage	V <sub>CCQ</sub>	2.3	2.7	V
Reference Voltage	V <sub>REF</sub>	1.15	1.35	V
Termination Voltage	V <sub>TT</sub>	1.15	1.35	V
Input High Voltage	V <sub>IH</sub>	V <sub>REF</sub> + 0.15	V <sub>CCQ</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	V <sub>REF</sub> - 0.15	V
Output High Voltage	V <sub>OH</sub>	V <sub>TT</sub> + 0.76	—	V
Output Low Voltage	V <sub>OL</sub>	—	V <sub>TT</sub> - 0.76	V

**CAPACITANCE**

T<sub>A</sub> = 25°C. f = 1MHz, DDR400: V<sub>CC</sub> = V<sub>CCQ</sub> = +2.6V ± 0.1V; DDR333, 266, 200: V<sub>CC</sub> = V<sub>CCQ</sub> = 2.5V ± 0.2V

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C <sub>IN1</sub>	32	pF
Input Capacitance (RAS#,CAS#,WE#)	C <sub>IN2</sub>	32	pF
Input Capacitance (CKE0, CKE1)	C <sub>IN3</sub>	32	pF
Input Capacitance (CK0#,CK0)	C <sub>IN4</sub>	32	pF
Input Capacitance (CS0#, CS1#)	C <sub>IN5</sub>	32	pF
Input Capacitance (DQM0-DQM8)	C <sub>IN6</sub>	8	pF
Input Capacitance (BA0-BA1)	C <sub>IN7</sub>	32	pF
Data input/output capacitance (DQ0-DQ63)(DQS)	C <sub>OUT</sub>	8	pF
Data input/output capacitance (CB0-CB7)	C <sub>OUT</sub>	8	pF



**IDD SPECIFICATIONS AND TEST CONDITIONS**

DDR400:  $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$ ; DDR333, 266, 200:  $V_{CC} = V_{CCQ} = 2.5V \pm 0.2V$

Includes DDR SDRAM component only

Parameter	Symbol	Conditions	DDR400@ CL=3 Max	DDR333@ CL=2.5 Max	DDR266@ CL=2 Max	DDR266@ CL=2.5 Max	DDR200@ CL=2 Max	Units
Operating Current	IDD0	One device bank; Active - Precharge; $t_{RC}=t_{RC}$ (MIN); $t_{CK}=t_{CK}$ (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles.	1215	1125	1125	1125	1125	mA
Operating Current	IDD1	One device bank; Active-Read-Precharge Burst = 2; $t_{RC}=t_{RC}$ (MIN); $t_{CK}=t_{CK}$ (MIN); $I_{OUT} = 0mA$ ; Address and control inputs changing once per clock cycle.	1530	1530	1530	1530	1530	mA
Precharge Power-Down Standby Current	IDD2P	All device banks idle; Power-down mode; $t_{CK}=t_{CK}$ (MIN); $CKE=(low)$	36	36	36	36	36	mA
Idle Standby Current	IDD2F	CS# = High; All device banks idle; $t_{CK}=t_{CK}$ (MIN); $CKE = high$ ; Address and other control inputs changing once per clock cycle. $V_{IN} = V_{REF}$ for DQ, DQS and DM.	540	450	450	450	450	mA
Active Power-Down Standby Current	IDD3P	One device bank active; Power-Down mode; $t_{CK}$ (MIN); $CKE=(low)$	360	270	270	270	270	mA
Active Standby Current	IDD3N	CS# = High; $CKE = High$ ; One device bank; Active-Precharge; $t_{RC}=t_{RAS}$ (MAX); $t_{CK}=t_{CK}$ (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle.	630	540	540	540	540	mA
Operating Current	IDD4R	Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $T_{CK} = T_{CK}$ (MIN); $I_{OUT} = 0mA$ .	1800	1575	1575	1575	1575	mA
Operating Current	IDD4W	Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; $t_{CK}=t_{CK}$ (MIN); DQ, DM and DQS inputs changing once per clock cycle.	1755	1575	1575	1575	1575	mA
Auto Refresh Current	IDD5	$t_{RC} = t_{RC}$ (MIN)	2340	2295	2295	2295	2295	mA
Self Refresh Current	IDD6	$CKE \leq 0.2V$	36	36	36	36	36	mA
Operating Current	IDD7A	Four bank interleaving Reads (BL=4) with auto precharge with $t_{RC}=t_{RC}$ (MIN); $t_{CK}=t_{CK}$ (MIN); Address and control inputs change only during Active Read or Write commands.	4230	3690	3690	3690	3690	mA

**DETAILED TEST CONDITIONS FOR DDR SDRAM I<sub>DD1</sub> & I<sub>DD7A</sub>****I<sub>DD1</sub> : OPERATING CURRENT : ONE BANK**

1. Typical Case :  $V_{CC}=2.5V$ ,  $T=25^{\circ}C$
2. Worst Case :  $V_{CC}=2.7V$ ,  $T=10^{\circ}C$
3. Only one bank is accessed with  $t_{RC}$  (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle.  $I_{OUT} = 0mA$
4. Timing Patterns :
  - DDR200 (100 MHz, CL=2) :  $t_{CK}=10ns$ , CL2, BL=4,  $t_{RCD}=2*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR266 (133MHz, CL=2.5) :  $t_{CK}=7.5ns$ , CL=2.5, BL=4,  $t_{RCD}=3*t_{CK}$ ,  $t_{RC}=9*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR266 (133MHz, CL=2) :  $t_{CK}=7.5ns$ , CL=2, BL=4,  $t_{RCD}=3*t_{CK}$ ,  $t_{RC}=9*t_{CK}$ ,  $t_{RAS}=5*t_{CK}$   
Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR333 (166MHz, CL=2.5) :  $t_{CK}=6ns$ , BL=4,  $t_{RCD}=10*t_{CK}$ ,  $t_{RAS}=7*t_{CK}$   
Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
  - DDR400 (200MHz, CL=3) :  $t_{CK}=5ns$ , BL=4,  $t_{RCD}=15*t_{CK}$ ,  $t_{RAS}=7*t_{CK}$   
Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

**I<sub>DD7A</sub> : OPERATING CURRENT : FOUR BANKS**

1. Typical Case :  $V_{CC}=2.5V$ ,  $T=25^{\circ}C$
2. Worst Case :  $V_{CC}=2.7V$ ,  $T=10^{\circ}C$
3. Four banks are being interleaved with  $t_{RC}$  (min), Burst Mode, Address and Control inputs on NOP edge are not changing.  $I_{OUT}=0mA$
4. Timing Patterns :
  - DDR200 (100 MHz, CL=2) :  $t_{CK}=10ns$ , CL2, BL=4,  $t_{RRD}=2*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2.5) :  $t_{CK}=7.5ns$ , CL=2.5, BL=4,  $t_{RRD}=3*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$   
Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2) :  $t_{CK}=7.5ns$ , CL2=2, BL=4,  $t_{RRD}=2*t_{CK}$ ,  $t_{RCD}=2*t_{CK}$   
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR333 (166MHz, CL=2.5) :  $t_{CK}=6ns$ , BL=4,  $t_{RRD}=3*t_{CK}$ ,  $t_{RCD}=3*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR400 (200MHz, CL=3) :  $t_{CK}=5ns$ , BL=4,  $t_{RRD}=10*t_{CK}$ ,  $t_{RCD}=15*t_{CK}$ , Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

## Legend:

A = Activate, R = Read, W = Write, P = Precharge, N = NOP

A (0-3) = Activate Bank 0-3

R (0-3) = Read Bank 0-3



**DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

DDR400:  $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$ ; DDR333, 266, 200:  $V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$

AC Characteristics		403		335		262/265		202				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes	
Access window of DQs from CK, CK#	$t_{AC}$	-0.70	+0.70	-0.70	+0.70	-0.75	+0.75	-0.75	+0.75	ns		
CK high-level width	$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	16	
CK low-level width	$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	16	
Clock cycle time	CL=3	$t_{CK}(3)$	5	7.5						ns	22	
	CL=2.5	$t_{CK}(2.5)$	6	13	6	13	7.5	13	7.5	13	ns	22
	CL=2	$t_{CK}(2)$	7.5	13	7.5	13	7.5	13	10	13	ns	22
DQ and DM input hold time relative to DQS	$t_{DH}$	0.40	0.45	0.45	0.5	0.5	0.5	0.5	0.5	ns	14,17	
DQ and DM input setup time relative to DQS	$t_{DS}$	0.40	0.45	0.45	0.5	0.5	0.5	0.5	0.5	ns	14,17	
DQ and DM input pulse width (for each input)	$t_{DIPW}$	1.75	1.75	1.75	1.75	1.75	1.75	1.75	1.75	ns	17	
Access window of DQS from CK, CK#	$t_{DQSCK}$	-0.60	+0.60	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns		
DQS input high pulse width	$t_{DQSH}$	0.35	0.35	0.35	0.35	0.35	0.35	0.35	0.35	t <sub>CK</sub>		
DQS input low pulse width	$t_{DQSL}$	0.35	0.35	0.35	0.35	0.35	0.35	0.35	0.35	t <sub>CK</sub>		
DQS-DQ skew, DQS to last DQ valid, per group, per access	$t_{DQSQ}$		0.40		0.45		0.5		0.5	ns	13,14	
Write command to first DQS latching transition	$t_{DQSS}$	0.72	1.28	0.75	1.25	0.75	1.25	0.75	1.25	t <sub>CK</sub>		
DQS falling edge to CK rising - setup time	$t_{DSS}$	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	t <sub>CK</sub>		
DQS falling edge from CK rising - hold time	$t_{DSH}$	0.2	0.2	0.2	0.2	0.2	0.2	0.2	0.2	t <sub>CK</sub>		
Half clock period	$t_{HP}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	$t_{CH}, t_{CL}$	ns	18	
Data-out high-impedance window from CK, CK#	$t_{HZ}$		+0.70		+0.70		+0.75		+0.75	ns	8,19	
Data-out low-impedance window from CK, CK#	$t_{LZ}$	-0.70		-0.70		-0.75		-0.75		ns	8,20	
Address and control input hold time (fast slew rate)	$t_{IHf}$	0.60	0.75	0.75	0.90	0.90	0.90	0.90	0.90	ns	6	
Address and control input set-up time (fast slew rate)	$t_{ISf}$	0.60	0.75	0.75	0.90	0.90	0.90	0.90	0.90	ns	6	
Address and control input hold time (slow slew rate)	$t_{IHs}$	0.60	0.80	0.80	1	1	1	1	1	ns	6	
Address and control input setup time (slow slew rate)	$t_{ISs}$	0.60	0.80	0.80	1	1	1	1	1	ns	6	
Address and control input pulse width (for each input)	$t_{IPW}$	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2	ns		
LOAD MODE REGISTER command cycle time	$t_{MRD}$	10	12	12	15	15	15	15	15	ns		
DQ-DQS hold, DQS to first DQ to go non-valid, per access	$t_{QH}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	$t_{HP}-t_{QHS}$	ns	13,14	
Data hold skew factor	$t_{QHS}$	0.50	0.55	0.55	0.75	0.75	0.75	0.75	0.75	ns		
ACTIVE to PRECHARGE command	$t_{RAS}$	40	70,000	42	70,000	40	120,000	45	120,000	ns	15	
ACTIVE to READ with Auto precharge command	$t_{RAP}$	15	15	15	15	15	15	20	20	ns		
ACTIVE to ACTIVE/AUTO REFRESH command period	$t_{RC}$	55	60	60	60	60	65	65	65	ns		
AUTO REFRESH command period	$t_{RFC}$	70	72	72	75	75	75	75	75	ns	21	





**DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (continued)**

DDR400:  $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$ ; DDR333, 266, 200:  $V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$


AC Characteristics		403		335		262/265		202			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	15		15		15		20		ns	
PRECHARGE command period	t <sub>RP</sub>	15		15		15		20		ns	
DQS read preamble	t <sub>RPRE</sub>	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK</sub>	
DQS read postamble	t <sub>RPST</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	10		12		15		15		ns	
DQS write preamble	t <sub>WPRE</sub>	0.25		0.25		0.25		0.25		t <sub>CK</sub>	
DQS write preamble setup time	t <sub>WPRES</sub>	0		0		0		0		ns	10,11
DQS write postamble	t <sub>WPST</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	9
Write recovery time	t <sub>WR</sub>	15		15		15		15		ns	
Internal WRITE to READ command delay	t <sub>WTR</sub>	2		1		1		1		t <sub>CK</sub>	
Data valid output window	NA	t <sub>AH</sub> -t <sub>DQSQ</sub>		t <sub>AH</sub> -t <sub>DQSQ</sub>		t <sub>AH</sub> -t <sub>DQSQ</sub>		t <sub>AH</sub> -t <sub>DQSQ</sub>		ns	13
REFRESH to REFRESH command interval	t <sub>REFC</sub>		70.3		70.3		70.3		70.3	μs	12
Average periodic refresh interval	t <sub>REFI</sub>		7.8		7.8		7.8		7.8	μs	12
Terminating voltage delay to V <sub>CC</sub>	t <sub>VTD</sub>	0		0		0		0		ns	
Exit SELF REFRESH to non-READ command	t <sub>XSNR</sub>	70		75		75		75		ns	
Exit SELF REFRESH to READ command	t <sub>XSRD</sub>	200		200		200		200		t <sub>CK</sub>	





## Notes

1. All voltages referenced to  $V_{SS}$
2. Tests for AC timing,  $I_{DD}$ , and electrical AC and DC characteristics may be conducted at normal reference / supply voltage levels, but the related specifications and device operations are guaranteed for the full voltage range specified.
3. Outputs are measured with equivalent load:



4. AC timing and  $I_{DD}$  tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{REF}$  (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between  $V_{IL}(AC)$  and  $V_{IH}(AC)$ .
5. The AC and DC input level specifications are defined in the SSTL\_2 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [high] level).
6. For slew rates less than 1V/ns and greater than or equal to 0.5V/ns. If the slew rate is less than 0.5V/ns, timing must be derated:  $t_{IS}$  has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns.  $t_{IH}$  has 0ps added, that is, it remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain. For 403 and 335, slew rates must be greater than or equal to 0.5V/ns.
7. Inputs are not recognized as valid until  $V_{REF}$  stabilizes. Exception: during the period before  $V_{REF}$  stabilizes,  $CKE \leq 0.3 \times V_{CCQ}$  is recognized as LOW.
8.  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) and begins driving (LZ).
9. The intent of the "Don't Care" state after completion of the postamble is the DQS-driven signal should either be HIGH, LOW, or high-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above  $V_{IHDC}$  (MIN)) then it must not transition LOW (below  $V_{IHDC}$ ) prior to  $t_{DQSH}$  (MIN).
10. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
11. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be high during this time, depending on  $t_{BOSS}$ .
12. The refresh period is 64ms. This equates to an average refresh rate of 7.8125μs. However, an AUTO REFRESH command must be asserted at least once every 70.3μs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
13. The valid data window is derived by achieving other specifications -  $t_{HP}$  ( $t_{CK}/2$ ),  $t_{DQSC}$ , and  $t_{QH}$  ( $t_{QH} = t_{HP} - t_{QHS}$ ). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycled variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
14. Referenced to each output group: x8 = DQS with DQ0-DQ7.
15. READS and WRITES with auto precharge are not allowed to be issued until  $t_{RAS}$  (MIN) can be satisfied prior to the internal precharge command being issued.
16. JEDEC specifies CK and CK# input slew rate must be  $\geq 1V/ns$  (2V/ns differentially).
17. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to  $t_{DS}$  and  $t_{DH}$  for each 100mV/ns reduction in slew rate. If slew rates exceed 4V/ns, functionality is uncertain.
18.  $t_{HP}$  min is the lesser of  $t_{CL}$  min and  $t_{CH}$  min actually applied to the device CK and CK# inputs, collectively during bank active.
19.  $t_{HZ}$  (MAX) will prevail over the  $t_{DQSC}$  (MAX) +  $t_{RPST}$  (MAX) condition.  $t_{LZ}$  (MIN) will prevail over  $t_{DQSC}$  (MIN) + PRE (MAX) condition.
20. For slew rates greater than 1V/ns the (LZ) transition will start about 310ps earlier.
21. CKE must be active (High) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until  $t_{RFC}$  has been satisfied.
22. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).




ORDERING INFORMATION FOR JD3

Part Number	Speed/Data Rate Frequency	CAS Latency	t <sub>RCD</sub>	t <sub>RP</sub>	Height*
WED3EG7232S403JD3xxx	200MHz/400Mb/s	3	3	3	30.48 (1.20")
WED3EG7232S335JD3xxx	166MHz/333Mb/s	2.5	3	3	30.48 (1.20")
WED3EG7232S263JD3xxx	133MHz/266Mb/s	2	3	3	30.48 (1.20")
WED3EG7232S265JD3xxx	133MHz/266Mb/s	2.5	3	3	30.48 (1.20")
WED3EG7232S202JD3xxx	100MHz/200Mb/s	2	2	2	30.48 (1.20")

- NOTES:
- Consult Factory for availability of RoHS products. (G = RoHS Compliant)
  - Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
  - Consult factory for availability of industrial temperature (-40°C to 85°C)


PACKAGE DIMENSIONS FOR JD3



\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



**PART NUMBERING GUIDE**



**Document Title**

256MB- 32Mx72 DDR SDRAM UNBUFFERED

**DRAM DIE OPTIONS:**

- SAMSUNG: H-Die
- MICRON: T26Z: G-Die

**Revision History**

Rev #	History	Release Date	Status
Rev 1	Created Datasheet	3-6-02	Advanced
Rev 2	Corrected Mechanical Drawing	5-22-02	Advanced
Rev 3	3.1 Removed "ED" for Part Marking 3.2 Changed from Advanced to Preliminary	5-04	Preliminary
Rev 4	4.1 Added 333 and 400MHz speed 4.2 Added lead-free and RoHS notes	12-04	Preliminary
Rev 5	5.1 Added "ED" back to part number 5.2 Added JEDEC Standard PBC 5.3 Added "D3" package option "NOT RECOMMENDED FOR NEW DESIGNS"	5-05	Preliminary
Rev 6	6.1 Remove "D3" package option 6.2 Added "Part Numbering Guide" 6.3 Added DRAM die options	6-06	Preliminary