

Features

- High speed
 - —t_{AA} = 12, 15 ns
- CMOS for optimum speed/power
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 400-mil SOJ

Functional Description

The WCFS1016C1C is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀)


64K x 16 Static RAM

through A_{15}). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in <u>a</u> high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The WCFS1016C1C is available in 400-mil-wide SOJ packages.



Selection Guide

	WCFS1016C1C 12ns	WCFS1016C1C 15ns
Maximum Access Time (ns)	12	15
Maximum Operating Current (mA)	140	130
Maximum CMOS Standby Current (mA)	10	10



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State $^{[1]}$ 0.5V to $V_{CC}\text{+}0.5\text{V}$
DC Input Voltage ^[1] –0.5V to V _{CC} +0.5V

Electrical Characteristics Over the Operating Range

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	ange Temperature ^[2] V _C	
Commercial	0°C to +70°C	5V ± 10%

		Test Conditions	WCFS101	6C1C 12ns	WCFS101	6C1C 15ns	
Parameter	Description		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	AT .	0.4	V
V _{IH}	Input HIGH Voltage		2.2	6.0	2.2	6.0	V
V _{IL}	Input LOW Voltage ^[1]		-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{CC}$, Output Disabled	-1	+1	-1	+1	μA
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND		-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$		140		130	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \underline{Max.} & V_{CC}, \\ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or} \\ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$		40		40	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{l} \underline{\text{Max. }} V_{\text{CC}}, \\ \overline{\text{CE}} \geq \\ V_{\text{CC}} - 0.3 \text{V}, \ V_{\text{IN}} \geq \\ V_{\text{CC}} - 0.3 \text{V}, \\ \text{or } V_{\text{IN}} \leq 0.3 \text{V}, \ \text{f} = 0 \end{array}$		10		10	mA

Notes:

1. 2. 3.


V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. T_A is the "Instant On" case temperature. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

AC Test Loads and Waveforms





Switching Characteristics^[5] Over the Operating Range

	WCFS101	6C1C 12ns	WCFS101	6C1C 15ns	
Parameter Description		Max.	Min.	Max.	Unit
					•
Read Cycle Time	12		15		ns
Address to Data Valid		12		15	ns
Data Hold from Address Change	3		3		ns
CE LOW to Data Valid		12		15	ns
OE LOW to Data Valid		6		7	ns
OE LOW to Low Z ^[6]	0		0		ns
OE HIGH to High Z ^[6, 7]		6		7	ns
CE LOW to Low Z ^[6]	3		3		ns
CE HIGH to High Z ^[6, 7]		6		7	ns
CE LOW to Power-Up	0		0		ns
CE HIGH to Power-Down		12	10	15	ns
Byte Enable to Data Valid		6	-0-	7	ns
Byte Enable to Low Z	0	K P	0		ns
Byte Disable to High Z	1 S2	6		7	ns
<u>=[8]</u>					•
Write Cycle Time	12		15		ns
CE LOW to Write End	9		10		ns
Address Set-Up to Write End	8		10		ns
Address Hold from Write End	0		0		ns
Address Set-Up to Write Start	0		0		ns
WE Pulse Width	8		10		ns
Data Set-Up to Write End	6		8		ns
Data Hold from Write End	0		0		ns
WE HIGH to Low Z ^[6]	3		3		ns
WE LOW to High Z ^[6, 7]		6		7	ns
Byte Enable to End of Write	8		9		ns
	Read Cycle Time Address to Data Valid Data Hold from Address Change \overline{CE} LOW to Data Valid \overline{OE} LOW to Data Valid \overline{OE} LOW to Low $Z^{[6]}$ \overline{OE} HIGH to High $Z^{[6, 7]}$ \overline{CE} LOW to Low $Z^{[6]}$ \overline{CE} LOW to Power-Up \overline{CE} LOW to Power-Up \overline{CE} HIGH to Power-Down Byte Enable to Data Valid Byte Enable to Low Z Byte Disable to High Z \overline{CE} \overline{CE} LOW to Write End Address Set-Up to Write End Address Hold from Write End Data Set-Up to Write End Data Hold from Write End WE HIGH to Low $Z^{[6]}$ WE LOW to High $Z^{[6, 7]}$	DescriptionMin.Read Cycle Time12Address to Data Valid12Data Hold from Address Change3 \overline{CE} LOW to Data Valid0 \overline{OE} LOW to Data Valid0 \overline{OE} LOW to Data Valid0 \overline{OE} LOW to Low $Z^{[6]}$ 0 \overline{OE} HIGH to High $Z^{[6, 7]}$ 0 \overline{CE} LOW to Low $Z^{[6]}$ 3 \overline{CE} LOW to Power-Up0 \overline{CE} HIGH to Power-Down0Byte Enable to Data Valid0Byte Enable to Low Z0Byte Disable to High Z0 \overline{CE} LOW to Write End9Address Set-Up to Write End8Address Set-Up to Write End0Address Set-Up to Write End6Data Hold from Write End6Data Set-Up to Write End6Data Hold from Write End0WE Fulse Width8Data Set-Up to Write End6Data Hold from Write End0WE LOW to High $Z^{[6, 7]}$ 3	Read Cycle Time12Address to Data Valid12Data Hold from Address Change3 \overline{CE} LOW to Data Valid12 \overline{OE} LOW to Data Valid6 \overline{OE} LOW to Data Valid6 \overline{OE} LOW to Low $Z^{[6]}$ 0 \overline{OE} HIGH to High $Z^{[6, 7]}$ 6 \overline{CE} LOW to Low $Z^{[6]}$ 3 \overline{CE} HIGH to High $Z^{[6, 7]}$ 6 \overline{CE} LOW to Power-Up0 \overline{CE} HIGH to Power-Down12Byte Enable to Data Valid6Byte Enable to Low Z0Byte Disable to High Z6 \overline{CE} LOW to Write End9Address Set-Up to Write End8Address Set-Up to Write End0Address Set-Up to Write End0Address Set-Up to Write End6Data Address Set-Up to Write End6Data Set-Up to Write End6Data Set-Up to Write End6Data Hold from Write End0WFE Pulse Width8Data Set-Up to Write End6Data Hold from Write End0WFE LOW to High $Z^{[6, 7]}$ 6	DescriptionMin.Max.Min.Read Cycle Time1215Address to Data Valid1212Data Hold from Address Change33 \overline{CE} LOW to Data Valid1212 \overline{OE} LOW to Data Valid60 \overline{OE} LOW to Low Z ^[6] 00 \overline{OE} HIGH to High Z ^[6, 7] 6 \overline{CE} LOW to Low Z ^[6] 3 \overline{CE} LOW to Power-Up0 \overline{CE} LOW to Power-Up0 \overline{CE} HIGH to Power-Down12Byte Enable to Data Valid6Byte Enable to Low Z0 \overline{CE} LOW to Write End9 \overline{CE} LOW to Write End9 \overline{CE} LOW to Write End8 \overline{CE} LOW to Write End9 \overline{CE} LOW to Write End8 \overline{CE} LOW to Write End8 \overline{CE} LOW to Write End9 \overline{CE} LOW to Write End8 \overline{CE} LOW to Write End9 \overline{CE} LOW to Write End8 \overline{CE} Pulse Width8 \overline{CE} LOW to Write End6 \overline{CE} LOW to High Z ^[6] 3 \overline{CE} \overline{CE} \overline{CE} LOW to Write End10 \overline{CE} <	Description Min. Max. Min. Max. Read Cycle Time 12 15 Address to Data Valid 12 15 Data Hold from Address Change 3 3 3 CĒ LOW to Data Valid 12 15 15 OĒ LOW to Data Valid 6 7 7 OĒ LOW to Low Z ^[6] 0 0 0 0 OĒ HIGH to High Z ^[6, 7] 6 7 7 7 7 7 CĒ LOW to Low Z ^[6] 3 3 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7


Notes:

5.


es: Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified 1_{Q1}/1_{QH} and 30-pF load capacitance. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZDE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} are specified with a load capacitance of 5 <u>pF</u> as in <u>part</u> (b) of AC Test Loads. Transition is <u>measured</u> <u>+500 mV from</u> steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE TuNK. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 6. 7. 8.



Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[10, 11]




Notes:

- Device is continuously selected. OE, CE, BHE and/or BHE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.



Switching Waveforms (continued)

Write Cycle No. 1 (\overline{CE} Controlled)^[12, 13]




Notes:

12. Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.
 13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)



Write Cycle No. 3 (WE Controlled, LOW)

Truth Table


CE	OE	WE	BLE	BHE	1/0 ₁ -1/0 ₈	I/O ₉ –I/O ₁₆	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	WCFS1016C1C-JC12	J	44-Lead (400-Mil) Molded SOJ	
15	WCFS1016C1C-JC15	J	44-Lead (400-Mil) Molded SOJ	Commercial



Package Diagrams



44-Lead (400-Mil) Molded SOJ J



Document Title: WCFS1016C1C 64K x 16 Static RAM				
REV.	EV. Issue Date Orig. of Change Description of Change			
**	4/15/02	XFL	New Datasheet	

