



128Kx32 EEPROM MODULE, SMD 5962-94585

FEATURES


- Access Times of 120**, 140, 150, 200, 250, 300ns
- Packaging:
 - 66-pin, PGA Type, 27.3mm (1.075") square, Hermetic Ceramic HIP (Package 400)
 - 68 lead, 22.4mm sq. CQFP (G2T), 4.57mm (0.180") high, (Package 509)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Write Endurance 10,000 Cycles
- Data Retention Ten Years Minimum (at +25°C)
- Commercial, Industrial and Military Temperature Ranges
- Low Power CMOS
- Automatic Page Write Operation
- Page Write Cycle Time: 10ms Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WE128K32-XG2TX - 8 grams typical
 - WE128K32-XH1X - 13 grams typical

** 120ns not available for SMD product

*This product is subject to change without notice.

FIGURE 1 – PIN CONFIGURATION FOR WE128K32N-XH1X

Top View



Pin Description

| | |
|---------|-------------------|
| I/O0-31 | Data Input/Output |
| A0-16 | Address Inputs |
| WE1-4# | Write Enable |
| CS1-4# | Chip Selects |
| OE# | Output Enable |
| Vcc | Power Supply |
| GND | Ground |
| NC | Not Connected |

Block Diagram







FIGURE 3 – PIN CONFIGURATION FOR WE128K32-XG2TX





ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | | Unit |
|--------------------------------|------------------|---------------|------|
| Operating Temperature | T _A | -55 to +125 | °C |
| Storage Temperature | T _{STG} | -65 to +150 | °C |
| Signal Voltage Relative to GND | V _G | -0.6 to +6.25 | V |
| Voltage on OE# and A9 | | -0.6 to +13.5 | V |

NOTE:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TRUTH TABLE

| CS# | OE# | WE# | Mode | Data I/O |
|-----|-----|-----|-------------|-----------------|
| H | X | X | Standby | High Z |
| L | L | H | Read | Data Out |
| L | H | L | Write | Data In |
| X | H | X | Out Disable | High Z/Data Out |
| X | X | H | Write | |
| X | L | X | Inhibit | |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Max | Unit |
|------------------------|-----------------|------|-----------------------|------|
| Supply Voltage | V _{CC} | 4.5 | 5.5 | V |
| Input High Voltage | V _{IH} | 2.0 | V _{CC} + 0.3 | V |
| Input Low Voltage | V _{IL} | -0.5 | +0.8 | V |
| Operating Temp. (Mil.) | T _A | -55 | +125 | °C |
| Operating Temp. (Ind.) | T _A | -40 | +85 | °C |

CAPACITANCE

T_A = +25°C

| Parameter | Symbol | Conditions | Max | Unit |
|---|------------------|-------------------------------------|-----|------|
| OE# capacitance | C _{OE} | V _{IN} = 0 V, f = 1.0 MHz | 50 | pF |
| WE1-4# capacitance HIP (PGA) CQFP G2T | C _{WE} | V _{IN} = 0 V, f = 1.0 MHz | 20 | pF |
| CS1-4# capacitance | C _{CS} | V _{IN} = 0 V, f = 1.0 MHz | 20 | pF |
| Data I/O capacitance | C _{I/O} | V _{I/O} = 0 V, f = 1.0 MHz | 20 | pF |
| Address input capacitance | C _{AD} | V _{IN} = 0 V, f = 1.0 MHz | 50 | pF |

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

V_{CC} = 5.0V, GND = 0V, -55°C ≤ T_A ≤ +125°C

| Parameter | Symbol | Conditions | Min | Max | Unit |
|--------------------------------|--------------------|---|-----|------|------|
| Input Leakage Current | I _{LI} | V _{CC} = 5.5, V _{IN} = GND to V _{CC} | | 10 | µA |
| Output Leakage Current | I _{LOx32} | CS# = V _{IH} , OE# = V _{IH} , V _{OUT} = GND to V _{CC} | | 10 | µA |
| Operating Supply Current (x32) | I _{CCx32} | CS# = V _{IL} , OE# = V _{IH} , f = 5MHz | | 250 | mA |
| Standby Current | I _{SB} | CS# = V _{IH} , OE# = V _{IH} , f = 5MHz | | 2.5 | mA |
| Output Low Voltage | V _{OL} | I _{OL} = 2.1mA, V _{CC} = 4.5V | | 0.45 | V |
| Output High Voltage | V _{OH} | I _{OH} = -400µA, V _{CC} = 4.5V | 2.4 | | V |


NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

AC TEST CONDITIONS

| Parameter | Typ | Unit |
|----------------------------------|--|------|
| Input Pulse Levels | V _{IL} = 0, V _{IH} = 3.0 | V |
| Input Rise and Fall | 5 | ns |
| Input and Output Reference Level | 1.5 | V |
| Output Timing Reference Level | 1.5 | V |

Notes: V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.

**FIGURE 3
AC Test Circuit**





WRITE

A write cycle is initiated when OE# is high and a low pulse is on WE# or CS# with CS# or WE# low. The address is latched on the falling edge of CS# or WE# whichever occurs last. The data is latched by the rising edge of CS# or WE#, whichever occurs first. A byte write operation will automatically continue to completion.

write cycle timing

Figures 5 and 6 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS# line low. Write enable consists of setting the WE# line low. The write cycle begins when the last of either CS# or WE# goes low.

The WE# line transition from high to low also initiates an internal 150 μ sec delay timer to permit page mode operation. Each subsequent WE# transition from high to low that occurs before the completion of the 150 μ sec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

AC WRITE CHARACTERISTICS

V_{CC} = 5.0V, GND = 0V, -55°C ≤ T_A ≤ +125°C

| Write Cycle Parameter | Symbol | Min | Max | Unit |
|--------------------------------|------------------|-----|-----|------|
| Write Cycle Time, TYP = 6ms | t _{wc} | | 10 | ms |
| Address Set-up Time | t _{as} | 0 | | ns |
| Write Pulse Width (WE# or CS#) | t _{wp} | 100 | | ns |
| Chip Select Set-up Time | t _{cs} | 0 | | ns |
| Address Hold Time | t _{ah} | 100 | | ns |
| Data Hold Time | t _{dh} | 10 | | ns |
| Chip Select Hold Time | t _{csH} | 0 | | ns |
| Data Set-up Time | t _{ds} | 50 | | ns |
| Output Enable Set-up Time | t _{oes} | 0 | | ns |
| Output Enable Hold Time | t _{oeh} | 0 | | ns |
| Write Pulse Width High | t _{wph} | 50 | | ns |



FIGURE 5 – WRITE WAVEFORMS WE# CONTROLLED





FIGURE 6 – WRITE WAVEFORMS CS# CONTROLLED





READ


The WE128K32-XXX stores data at the memory location determined by the address pins. When CS# and OE# are low and WE# is high, this data is present on the outputs. When CS# and OE# are high, the outputs are in a high impedance state. This two line control prevents bus contention.

AC READ CHARACTERISTICS

V_{CC} = 5.0V, GND = 0V, -55°C ≤ T_A ≤ +125°C

| Read Cycle Parameter | Symbol | -120 | | -140 | | -150 | | -200 | | -250 | | -300 | | Unit |
|--|------------------|------|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| Read Cycle Time | t _{RC} | 120 | | 140 | | 150 | | 200 | | 250 | | 300 | | ns |
| Address Access Time | t _{ACC} | | 120 | | 140 | | 150 | | 200 | | 250 | | 300 | ns |
| Chip Select Access Time | t _{ACS} | | 120 | | 140 | | 150 | | 200 | | 250 | | 300 | ns |
| Output Hold from Add. Change, OE# or CS# | t _{OH} | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| Output Enable to Output Valid | t _{OE} | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 55 | 0 | 85 | 0 | 85 | ns |
| Chip Select or OE# to High Z Output | t _{DF} | | 60 | | 70 | | 70 | | 70 | | 70 | | 70 | ns |

FIGURE 7 – READ WAVEFORMS





DATA POLLING


The WE128K32-XXX offers a data polling feature which allows a faster method of writing to the device. Figure 8 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

DATA POLLING CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

| Parameter | Symbol | Min | Max | Unit |
|---------------------|-------------------|-----|-----|------|
| Data Hold Time | t _{DH} | 10 | | ns |
| OE# Hold Time | t _{OE#H} | 10 | | ns |
| OE# To Output Valid | t _{OE} | | 55 | ns |
| Write Recovery Time | t _{WR} | 0 | | ns |


FIGURE 8 – DATA POLLING WAVEFORMS



TOGGLE BUT CHARACTERISTICS⁽¹⁾

TOGGLE BIT: In addition to DATA# Polling another method for determining the end of a write cycle is provided. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

| Symbol | Parameter | Min | Max | Units |
|-------------------|---------------------|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | ns |
| t _{OE#H} | OE# Hold Time | 10 | | ns |
| t _{OE} | OE# to Output Delay | | | ns |
| t _{OEHP} | OE# High Pulse | 150 | | ns |
| t _{WR} | Write Recovery Time | 0 | | ns |



- NOTE:
1. Toggling either OE# or CS# or both OE# and CS# will operate toggle bit.
 2. Beginning and ending state of I/O6 will vary
 3. Any address location may be used but the address should not vary.



PAGE WRITE OPERATION

The WE128K32-XXX has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.

PAGE WRITE CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

| Page Mode Write Characteristics | | | | |
|---------------------------------|------------------|-----|-----|------|
| Parameter | Symbol | Min | Max | Unit |
| Write Cycle Time, TYP = 6ms | t _{wc} | | 10 | ms |
| Address Set-up Time | t _{AS} | 0 | | ns |
| Address Hold Time (1) | t _{AH} | 100 | | ns |
| Data Set-up Time | t _{DS} | 50 | | ns |
| Data Hold Time | t _{DH} | 10 | | ns |
| Write Pulse Width | t _{WP} | 100 | | ns |
| Byte Load Cycle Time | t _{BLC} | | 150 | µs |
| Write Pulse Width High | t _{WPH} | 50 | | ns |

1. Page address must remain valid for duration of write cycle.

FIGURE 9 – PAGE MODE WRITE WAVEFORMS






FIGURE 10 – SOFTWARE BLOCK DATA PROTECTION ENABLE ALGORITHM⁽¹⁾







FIGURE 10 –
SOFTWARE BLOCK DATA PROTECTION
DISABLE ALGORITHM⁽¹⁾



SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the WE-128K32-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of *t_{wc}*. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the WE128K32-XXX. These are included to improve reliability during normal operation:

a) V_{cc} power on delay

As V_{cc} climbs past 3.8V typical the device will wait 5msec typical before allowing write cycles.

b) V_{cc} sense

While below 3.8V typical write cycles are inhibited.

c) Write inhibiting


Holding OE# low and either CS# or WE# high inhibits write cycles.

d) Noise filter

Pulses of <8ns (typ) on WE# or CS# will not initiate a write cycle.




PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



FIGURE 12 – ALTERNATE PIN CONFIGURATION FOR WE128K32NP-XH1X



ORDERING INFORMATION



White Electronic Designs Corp. reserves the right to change products or specifications without notice.



| DEVICE TYPE | SPEED | PACKAGE | SMD NO. |
|-------------------------|-------|--------------------------------|------------------|
| 128K x 32 EEPROM Module | 300ns | 66 pin HIP (H1) | 5962-94585 01H5X |
| 128K x 32 EEPROM Module | 250ns | 66 pin HIP (H1) | 5962-94585 02H5X |
| 128K x 32 EEPROM Module | 200ns | 66 pin HIP (H1) | 5962-94585 03H5X |
| 128K x 32 EEPROM Module | 150ns | 66 pin HIP (H1) | 5962-94585 04H5X |
| 128K x 32 EEPROM Module | 140ns | 66 pin HIP (H1) | 5962-94585 05H5X |
| 128K x 32 EEPROM Module | 300ns | 66 pin HIP (H1, P type pinout) | 5962-94585 01H6X |
| 128K x 32 EEPROM Module | 250ns | 66 pin HIP (H1, P type pinout) | 5962-94585 02H6X |
| 128K x 32 EEPROM Module | 200ns | 66 pin HIP (H1, P type pinout) | 5962-94585 03H6X |
| 128K x 32 EEPROM Module | 150ns | 66 pin HIP (H1, P type pinout) | 5962-94585 04H6X |
| 128K x 32 EEPROM Module | 140ns | 66 pin HIP (H1, P type pinout) | 5962-94585 05H6X |
| 128K x 32 EEPROM Module | 300ns | 68 lead CQFP/J (G2T) | 5962-94585 01HMX |
| 128K x 32 EEPROM Module | 250ns | 68 lead CQFP/J (G2T) | 5962-94585 02HMX |
| 128K x 32 EEPROM Module | 200ns | 68 lead CQFP/J (G2T) | 5962-94585 03HMX |
| 128K x 32 EEPROM Module | 150ns | 68 lead CQFP/J (G2T) | 5962-94585 04HMX |
| 128K x 32 EEPROM Module | 140ns | 68 lead CQFP/J (G2T) | 5962-94585 05HMX |