

# 512K x 72 Synchronous Pipeline Burst ZBL SRAM

### **FEATURES**

- Fast clock speed: 150, 133, and 100MHz
- Fast access times: 3.8ns, 4.2ns, and 5.0ns
- Fast OE# access times: 3.8ns, 4.2ns, and 5.0ns
- High performance 3-1-1-1 access rate
- 3.3V ± 5% power supply
- I/O supply voltage 3.3V or 2.5V
- Common data inputs and data outputs
- Byte write enable and global write control
- Six chip enables for depth expansion and address pipeline
- Internally self-timed write cycle
- Burst control pin (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- Commercial, industrial and military temperature ranges
- Packaging:
  - 152 PBGA package 17 x 23mm

## BENEFITS

- 30% space savings compared to equivalent TQFP solution
- Reduced part count
- 24% I/O reduction
- Laminate interposer for optimum TCE match
- Low Profile
- Reduce layer count for board routing
- Suitable for hi-reliability applications
- User configurable as 1M x 36 or 2M x 18
- Upgradable to 1M x 72 (contact factory for availability)

# DESCRIPTION

The WEDC SyncBurst - SRAM employs high-speed, low-power CMOS design that is fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 512K x 36 SSRAMs into a single BGA package to provide 512K x 72 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The ZBL or Zero Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

\* Product is subject to change without notice.

### FUNCTIONAL BLOCK DIAGRAM

				512K x 36 SSRAM	
A0-18 —		-	SA		
BWa# —		_	BWa#		
BWb# -		_	BWb#		
BWc# -			BWc#	DQPA	DQPA
BWd# -			BWd#	DQA0-7	DQA0-7
WEO# -		_	WE0#	DQPB	DQPB
OEœ —			OE0#	DQB0-7	DQB0-7
CLK0 -		_	CLK	DQPC	DQPC
CKE0# -		_	CKE#	DQC0-7	DQC0-7
CS10# -			CS1#	DQPD	DQPD
CS20# -			CS2#	DQD0-7	DQD0-7
CS20 -			CS2		
ADV0 -			ADV		
lbo# —		•	LBO#		
zz —	•		zz		
				512K x 36 SSRAM	
			SA		
3We# -			BWa#		
BWf# —			BWb#		
Wg# —			BWc#	DQPA	DQPE
Wh# —	1		BWd#		DQE0-7
VE1# —	1		WEO#		DQPF
OE1# —	-		OEO#	DQB0-7	DQF0-7
LK1# —			CLK	DQPC	DQPG
KE1# —	+	-	CKE	DQC0-7	DQG0-7
S11# —	+		CS1#	DQPH	DQPH
S21# —	+		CS2#	DQD0-7	DQH0-7
S21 -	+		CS2		
			ADV		
DV1 —					
ADV1 —			LBO#		

# WHITE ELECTRONIC DESIGNS \_\_\_\_\_ WEDPZ512K72V-XBX

#### 3 5 6 7 8 1 2 4 9 -ADV<sub>0</sub> OE0# DQb2 DQb4 DQb6 DQa6 DQa2 dnu Α в CKE0# WE0# DQb7 DQb5 DQb3 DQb0 DQa7 DQa3 DQa1 DQa4 DQb1 DQd7 CLK<sub>0</sub> CS20# DQc2 DQpc DQpb DQa0 С BWa# BWb# DQC3 Vss Vss Vss DQD6 DQA5 DQPA D DQD5 DQPD DQC4 ZZ BWc# BWd# Vccq Е Vccq Vccq Vss CS10# CS20 DQC5 Vccq DQD4 DNU\* F Vccq A0 DQD3 DQC7 Vss Vcc Vcc **A**1 Аз G A7 DQC1 DQC<sub>6</sub> Vcc Vcc DQD2 A2 Н A18 Vcc A5 J A9 A6 DQF<sub>2</sub> Vss Vss Vss DQD1 A4 A16 A8 DQF4 FQF<sub>3</sub> Vcc Vcc Vcc DQD0 A14 A15 Κ DQF5 DQF6 Vcc Vcc Vss DQE6 A12 A13 A17 L ADV1 DQF7 DQE7 OE1# Vss Vccq Vccq A10 A11 Μ DQPF DQE5 DQE3 LBO# Ν CKE1# WE1# Vccq Vccq Vccq CLK1 DQF1 Vss Vss DQE4 DQE2 DQE0 CS21# Vss Ρ DQG4 DQH1 R BWe# BWf# DQF0 DQG1 DQH<sub>2</sub> DQE1 DQPE BWh# DQG0 DQG2 DQG5 DQH<sub>0</sub> DQH4 DQH7 DQPH BWg# Т CS11# CS21 DQG3 DQPG DQG6 DQG7 DQH<sub>3</sub> DQH<sub>5</sub> DQH<sub>6</sub> U

# PIN CONFIGURATION

(TOP VIEW)

NOTE: DNU means Do Not Use and are reserved for future use.

 $^{\ast}\,$  Pin F8 reserved for A19 upgrade to 1M x 72



# WHITE ELECTRONIC DESIGNS \_\_\_\_\_WEDPZ512K72V-XBX

### FUNCTION DESCRIPTION

The WEDPZ512K72V-XBX is an ZBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO# and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE#) pin allows the operation of the chip to be suspended as long as necessary. When CKE# is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (OE#) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register. CKE# is driven low, the write enable input signals WE# are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data.

Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[h:a] can be used for byte write operation. The pipe-lined ZBL SSRAM uses a latelate write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycles later. AP

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO# pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after two cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after two cycles of wake up time.

## BURST SEQUENCE TABLE

				(lı	nterlea	ived B	urst, L	BO# =	High)
		Case 1		Cas	se 2	Cas	se 3	Case 4	
LBO# Pin	High	A1	A0	A1	A0	A1	A0	A1	A0
First Addr	First Address		0	0	1	1	0	1	1
			1	0	0	1	1	1	0
L L		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

(L	inear	Burst,	LBO# =	Low)	
----	-------	--------	--------	------	--

					`		,		,
		Case 1		Cas	se 2	Cas	se 3	Case 4	
LBO# Pin	High	A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
			1	1	0	1	1	0	0
$\checkmark$		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0



### **TRUTH TABLES**

#### SYNCHRONOUS TRUTH TABLE

CEx#	ADV	WE#	BWx#	OE#	CKE#	CLK	Address Accessed	Operation
Н	L	Х	Х	Х	L	-	N/A	Deselect
Х	Н	Х	Х	Х	L	-	N/A	Continue Deselect
L	L	Н	Х	L	L	-	External Address	Begin Burst Read Cycle
Х	Н	Х	Х	L	L	-	Next Address	Continue Burst Read Cycle
L	L	Н	Х	Н	L	-	External Address	NOP/Dummy Read
Х	Н	Х	Х	Н	L	-	Next Address	Dummy Read
L	L	L	L	Х	L	-	External Address	Begin Burst Write Cycle
Х	Н	Х	L	Х	L	-	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	-	N/A	NOP/Write Abort
Х	Н	Х	Н	Х	L		Next Address	Write Abort
Х	Х	Х	Х	Х	Н		Current Address	Ignore Clock

NOTES:

1. X means "Don't Care."

The rising edge of clock is symbolized by (–). 2.

A continue deselect cycle can only be entered if a deselect cycle is executed first. 3.

WRITE# = L means Write operation in WRITE TRUTH TABLE 4.

WRITE# = H means Read operation in WRITE TRUTH TABLE.

Operation finally depends on status of asynchronous input pins (ZZ and OE). 5.

CEx# refers to the combination of CS1#, CS2 and CS2#. 6.

					· · · · · · · · · · · · · · · · · · ·
WE#	BWa#	BWb#	BWc#	BWd#	Operation
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

### WRITE TRUTH TABLE

#### NOTES:

1. X means "Don't Care."

2. All inputs in this table must meet setup and hold time around the rising edge of CLK (-).

3. Replace BWa# with BWe#, BWb#, with BWf#, BWc# with BWg# and BWd# with BWh# for operation of IC2.



# WHITE ELECTRONIC DESIGNS \_\_\_\_\_ WEDPZ512K72V-XBX

#### **ABSOLUTE MAXIMUM RATINGS\***

V <sub>IN</sub> Voltage or any other pin relative hovss	-0.3V to +4.6V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	-0.3V to +4.6V
Storage Temperature (BGA)	-55°C to +150°C
Maximum Operating Junction Temperature	125°C

\* Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

		Electrical Characteristics -55°C ≤ T <sub>A</sub> ≤+ 125°C	3.3	5 %-		
Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	Vih	3.3V I/O	2.0	Vcc +0.5	V	1
		2.5V I/O	1.7	Vcc +0.5		
Input Low (Logic 0) Voltage	VIL	3.3V I/O	-0.3	0.7	V	1
		2.5 I/O	-0.3	0.7		
Input Leakage Current	١L	$V_{CC} = Max, 0V \le V_{IN} \le V_{CC}$	-4	+4	μA	2
Output Leakage Current	Iol	Output(s) Disabled, Vout = Vss to Vcco	-2	+2	μA	
Output High Voltage	Voн	Iон = -4.0mA	2.4	_	V	1
		Іон = -1mA (2.5v I/O)	2.0	—	V	
Output Low Voltage	Vol	IoL = 8.0mA (3.3V I/O)	_	0.4	V	1
		loL = 1.0 mA (2.5v I/O)	_	0.4	V	
Supply Voltage	Vcc		3.135	3.465	V	1
I/O Power Supply (3.3V)	Vccq		3.135	3.465	V	1
I/O Power Supply (2.5V)	Vccq		2.375	2.9	V	1

NOTES.

1. All voltages referenced to Vss (GND)

2. ZZ pin has an internal pull-up, and input leakage =  $\pm$  20  $\mu$ A.

### **DC CHARACTERISTICS**

 $-55^{\circ}C \le T_A \le + 125^{\circ}C$ 

Description	Symbol	Conditions	150 MHz (Max)	133 MHz (Max)	100 MHz (Max)	Units	Notes
Power Supply Current: Operating	lod	Device Selected; All Inputs $\leq$ VIL or $\geq$ VIH; Cycle Time $\geq$ TCYC MIN; Vcc = MAX; Output Open	700	650	600	mA	1
Power Supply Current: Standby	Isb2	Device Deselected; $V_{CC} = MAX$ ; All Inputs $\leq V_{IL}$ or $\geq V_{IH}$ All Inputs Static; CLK Frequency = MAX Output Open, ZZ $\geq V_{CC}$ - 0.2V	120	120	120	mA	
Clock Running Standby Current	Isb	Device Deselected; $V_{CC} = MAX$ ; All Inputs $\leq V_{SS} + 0.2 \text{ or } \geq V_{CC} - 0.2$ ; f = max ; ZZ $\leq V_{IL}$	200	180	160	mA	

NOTES

1. IDD is specified with no output current and increases with faster cycle times.

IDD increases with faster cycle times and greater output loading.

# **BGA CAPACITANCE**

 $T_A = + 25^{\circ}C, f = 1MHz$ 

Description	Symbol	Max	Units	Notes
Control Input Capacitance (LBO#, zz)	Сіс	16	pF	1
Control Input Capacitance	CI	8	pF	1
Input/Output Capacitance (DQ)	CO	10	pF	1
Address Capacitance	CA	16	pF	1
Clock Capacitance	CCK	6	pF	1

#### THERMAL RESISTANCE

Parameter	Symbol	Max	Unit
Thermal Resistance: Die Junction to Ambient	θJA	28.1	°C/W
Thermal Resistance: Die Junction to Ball	θJB	16.0	°C/W
Thermal Resistance: Die Junction to Case	θJC	7.1	°C/W

Note: Refer to Application Note "PBGA Thermal Resistance Corrleation" for further information regarding WEDC's thermal modeling.

NOTES: 1. This parameter is not tested but guaranteed by design.

# WHITE ELECTRONIC DESIGNS \_\_\_\_\_ WEDPZ512K72V-XBX

#### **AC CHARACTERISTICS** $-55^{\circ}C \le T_A \le + 125^{\circ}C$

		150	MHz	133	MHz	100	MHz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.7		7.5		10.0		ns
Clock Access Time	tcD	_	3.8	_	4.2	—	5.0	ns
Output enable to Data Valid	toe	_	3.8	_	4.2	đ.	5.0	ns
Clock High to Output Low-Z	tLZC	1.5	_	1.5		1.5	_	ns
Output Hold from Clock High	tон	1.5	-	1.5	a. 34	1.5	—	ns
Output Enable Low to output Low-Z	<b>t</b> LZOE	0.0	-	0.0	13-	0.0	_	ns
Output Enable High to Output High-Z	thzoe	—	3.0	<u>%</u> _)	3.5	-	3.5	ns
Clock High to Output High-Z	tHZC	—	3.0	1. S. 10	3.5	_	3.5	ns
Clock High Pulse Width	tсн	2.5		2.5	_	3.0	_	ns
Clock Low Pulse Width	tcL	2.5	$\sim$	2.5	—	3.0	_	ns
Address Setup to Clock High	tas	1.5		1.5	—	1.5		ns
CKE Setup to Clock High	tces	1.5	_	1.5	—	1.5		ns
Data Setup to Clock High	tos	1.5	_	1.5	—	1.5	_	ns
Write Setup to Clock High	tws	1.5	-	1.5	—	1.5		ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		ns
Address Hold to Clock high	tan	0.5	-	0.5	—	0.5	_	ns
CKE Hold to Clock High	tсен	0.5	-	0.5	—	0.5	_	ns
Data Hold to Clock High	tон	0.5	_	0.5	—	0.5	_	ns
Write Hold to Clock High	twн	0.5	—	0.5	—	0.5		ns
Address Advance to Clock High	tadvh	0.5	_	0.5	—	0.5	_	ns
Chip Select Hold to Clock High	tcsн	0.5	_	0.5	_	0.5	_	ns

NOTES

All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CSx# is 1.

sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.

A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV Low. 3. Both cases must meet setup and hold times.


### AC TEST CONDITIONS

Parameter	Value
Input Pulse Level	0 to 3.6V
Input Rise and Fall Time	1.0V/ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Output Load (A & B)

### **OUTPUT LOAD (A)**



+3.3V for 3.3V I/O, +2.5V for 2.5V I/O 319Ω/1667Ω 353Ω/1538Ω ≷ 5pF



Vccq/2 for 2.5V I/O \*Including Scope and Jig Capacitance

6

VL = 1.5V for 3.3V I/O

Dout




## **SNOOZE MODE**

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to ISB2Z. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH, ISB2Z is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed. 1 34 × 15


Snooze Mode						
Description	Conditions		Symbol	Min	Max	Units
Current during SNOOZE MODE	ZZ ≥ Viн		ISB2Z		20	mA
ZZ active to input ignored			tzz		2	cycle
ZZ inactive to input sampled			t <sub>RZZ</sub>	2		cycle
ZZ active to snooze current			tzzi		2	cycle
ZZ inactive to exit snooze current			t <sub>RZZI</sub>	0		ns

### FIGURE 2 - SNOOZE MODE TIMING DIAGRAM






# WEDPZ512K72V-XBX



8

# FIGURE 3 – TIMING WAVEFORM OF READ CYCLE





9


### FIGURE 4 – TIMING WAVEFORM OF WRITE CYCLE



#### CLK<sub>X</sub> tces't CKE<sub>X</sub># Address A1 A2 A3 A4 A5 Α8 AS WRITE# CSx# ADV<sub>X</sub> OE# toe tuzoe XX Q7 Data Out Q1 Q3 Q4 Q6 tDS D2 D5 Data In 1 NOTES: WRITE# = L means WE<sub>x</sub># = L, and BW<sub>x</sub># = L CSx# refers to the combination of CS1o#, CS2o and CS2o#, or CS11#, CS21 and CS21#. Don't Care

### FIGURE 5 - TIMING WAVEFORM OF SINGLE READ/WRITE





# FIGURE 6 - TIMING WAVEFORM OF CKE OPERATION




#### tcL tсн CLKx CKEx# Address ′ АЗ A4 A2 A Nº. WRITE# CSx# ADVx OE# <sup>I</sup>tHZC tLZOE tCDr tLZC Q1 Q2 Q4 Data Out tDS tDH D3 D5 Data In NOTES: WRITE# = L means WEx# = L, and BWx# = L CSx# refers to the combination of CS1o#, CS2o and CS2o#, or CS11#, CS21 and CS21#. Don't Care XX Undefined

# FIGURE 7 – TIMING WAVEFORM OF CE OPERATION

WEDPZ512K72V-XBX






### PACKAGE DIMENSION: - 152 BUMP PBGA

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

#### **ORDERING INFORMATION**



WHITE ELECTRONIC DESIGNS \_\_\_\_\_WEDPZ512K72V-XBX

# **Document Title**

# 512K x 72 Synchronous Pipeline Burst ZBL SRAM

# **Revision History**

Revision History							
Rev #	History	Release Date	Status				
Rev 0	Initial Release	May 2001	Advanced				
Rev 1	Changes (Pg. 1) 1.1 Change status from Advanced to Preliminary	March 2001	Preliminary				
Rev 2	<ul> <li>Changes (Pg. 1, 2)</li> <li>1.1 Block Diagram: Address lines should be A0-18</li> <li>1.2 Pin Configuration: Add Note *Pin F8 reserved for A19 upgrade to 1Mx72.</li> </ul>	March 2002	Preliminary				
Rev 3	<ul> <li>Changes (Pg. 1, 5)</li> <li>1.1 BGA Capacitance: Remove references to temperature in individual conditions</li> <li>1.2 Change C<sub>I</sub> from 10pF to 8pF</li> <li>1.3 Change C<sub>A</sub> from 20pF to 16pF</li> <li>1.4 Change C<sub>CK</sub> from 7pF to 6pF</li> <li>1.5 Add Control Input Capacitance (CIC) 16pF</li> </ul>	November 2002	Preliminary				
Rev 4	Changes (Pg. 5) 1.1 Add Thermal Resistance table 1.2 Update current values 1.3 Update package mechanical drawing	May 2003	Preliminary				
Rev 5	Changes (Pg. 1, 5, 14) 1.1 Remove reference to Preliminary status 1.2 Add Maximum Operating Junction Temperature of 125°C	June 2003	Preliminary				
Rev 6	Changes (Pg. 1, 13, 14) 1.1 Change mechanical drawing to new style	November 2003	Preliminary				
Rev 7	Changes (Pg. 1, 5, 14) 1.1 Change VIL 3.3V ti 0.7V maximum 1.2 Change status to Final	February 2006	Final				