

#### **Features**

• 1T Cell, PSRAM Architecture

High speed: 70 nsWide Voltage range:

— V<sub>CC</sub> range: 2.7V to 3.3V

· Low active power

Typical active current: 2 mA @ f = 1 MHz
 Typical active current: 13 mA @ f = f<sub>MAX</sub>

· Low standby power


· Automatic power-down when deselected

### Functional Description[1]

The WCMC1616V9X is a high-performance CMOS pseudo static RAMs (PSRAM) organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup>

# 1Mb x 16 Pseudo Static RAM

(MoBL®) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption by more than  $\underline{99\%}$  when  $\underline{\text{des}}$  elected using  $\overline{\text{CE}}$  LOW,  $\overline{\text{CE}}_2$  HIGH or both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are HIGH. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH, CE 2 LOW OE is deasserted HIGH), or during a write operation (Chip Enabled and Write Enable WELOW). The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling even when the chip is selected (Chip Enable CE LOW, CE 2 HIGH and both BHE and BLE are LOW). Reading from the device is accomplished by asserting the Chip Enables (CE LOW and CE<sub>2</sub> HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table for a complete description of read and write modes.




#### Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Pin Configuration<sup>[2, 3, 4]</sup>



#### Note:

- DNU pins are to be left floating or tied to Vss.
  Ball H6 is the address expansion pin for the 32Mb density.
  NC "no connect" not connected internally to the die.



## **Maximum Ratings**


| (Above which the useful life may be impaired. For user guide-<br>lines, not tested.) |
|--|
| Storage Temperature65°C to +150°C  |
| Ambient Temperature with   |
| Power Applied–40°C to +85°C  |
| Supply Voltage to Ground Potential0.4V to 4.6V                                       |

| DC Voltage Applied to Outputs         |              |
|---------------------------------------|--------------|
| in High-Z State <sup>[5, 6, 7]</sup>  | 0.4V to 3.3V |
| DC Input Voltage <sup>[5, 6, 7]</sup> | 0.4V to 3.3V |
| Output Current into Outputs (LOW)     | 20 mA        |
| Static Discharge Voltage              | > 2001V      |
| (per MIL-STD-883, Method 3015)        |              |
| Latch-up Current                      | > 200 mA     |

# Operating Range<sup>[9]</sup>

| ĺ | Range      | Ambient Temperature (T <sub>A</sub> ) | V <sub>CC</sub> |
|---|------------|---------------------------------------|-----------------|
|   | Industrial | −25°C to +85°C                        | 2.7V to 3.3V    |

#### **Product Portfolio**



- V<sub>IH(MAX)</sub> = V<sub>CC</sub> + 0.5V for pulse durations less than 20ns.
  V<sub>IL(MIN)</sub> = -0.5V for pulse durations less than 20ns.
  V<sub>IL(MIN)</sub> = -0.5V for pulse durations less than 20ns.
  Overshoot and undershoot specifications are characterized and are not 100% tested.
  Typical values are included for reference only and are not guranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> (typ) and T<sub>A</sub> = 25C Vcc must be at minimal operational levels before inputs are turned ON.

# DC Electrical Characteristics (Over the Operating Range)

|                  |  |   | WCI                   | MC1616V9                    | <b>K-70</b>    |      |
|------------------|--|---|-----------------------|-----------------------------|----------------|------|
| Parameter        | Description                                      | Test Conditions   | Min.                  | <b>Typ</b> . <sup>[8]</sup> | Max.           | Unit |
| Vcc              | Supp   | oly Voltage   | 2.7                   |                             | 3.3            | V    |
| V <sub>OH</sub>  | Output HIGH Voltage                              | $I_{OH} = -1 \text{ mA}$  | V <sub>CC</sub> - 0.4 |                             |                | V    |
| V <sub>OL</sub>  | Output LOW Voltage                               | I <sub>OL</sub> = 2 mA  |                       |                             | 0.4            | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                               |   | 0.8*V <sub>CC</sub>   |                             | $V_{CC} + 0.4$ | V    |
| $V_{IL}$         | Input LOW Voltage                                | F = 0   | -0.4                  |                             | 0.4            | V    |
| I <sub>IX</sub>  | Input Leakage Current                            | GND ≤ V <sub>I</sub> ≤ Vcc  | -1                    |                             | +1             | μΑ   |
| I <sub>OZ</sub>  | Output Leakage Current                           | GND ≤ V <sub>O</sub> ≤ Vcc, Output Disabled   | -1                    |                             | +1             | μΑ   |
| I <sub>cc</sub>  | V <sub>CC</sub> Operating Supply                 | $f = f_{MAX} = 1/t_{RC}$ Vcc = 3.3V,  |                       | 13                          | 17             | mA   |
|                  | Current  | f = 1 MHz I <sub>OUT</sub> = 0mA, CMOS level  |                       | 2                           | 3.5            |      |
| I <sub>SB1</sub> | Automatic CE Power-down<br>Current – CMOS Inputs | $ \begin{array}{c} \text{CE} \geq \text{V}_{\text{CCQ}} - 0.2\text{V},  \text{CE}_2 \leq 0.2\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CCQ}} - 0.2\text{V},  \text{V}_{\text{IN}} \leq 0.2\text{V}, \\ \text{f} = \text{f}_{\text{MA}} \underbrace{\text{(Address and Data Only)}}_{\text{f} = 0}, \\ \text{f} = \text{OE, WE, BHE and BLE)} \end{array} $ | ۵                     | 100                         | 525            | μΑ   |
| I <sub>SB2</sub> | Automatic CE Power-down<br>Current – CMOS Inputs | $ \begin{array}{c} \text{CE} \geq \text{V}_{\text{CCQ}} - 0.2\text{V}, \text{CE}_2 \leq 0.2\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CCQ}} - 0.2\text{V} \text{ or } \text{V}_{\text{IN}} \leq 0.2\text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = 3.3\text{V} \end{array} $   | 5 /II                 | 80                          | 150            | μΑ   |

# Capacitance [10]

| Parameter        | Description        | Test Conditions                        | Max. | Unit |
|------------------|--------------------|--|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz}$ | 8    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = V_{CC(typ)}$                 | 8    | pF   |

# Thermal Resistance<sup>[10]</sup>


| Parameter       | Description                              | Test Conditions  | FBGA | Unit |
|-----------------|--|--|------|------|
| $\theta_{JA}$   | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board | 55   | °C/W |
| θ <sub>JC</sub> | Thermal Resistance (Junction to Case)    |  | 17   | °C/W |

#### Note:

<sup>10.</sup> Tested initially and after design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



| Parameters      | 3.0V Vcc | Unit |
|-----------------|----------|------|
| R1              | 1179     | W    |
| R2              | 1941     | W    |
| R <sub>TH</sub> | 733      | W    |
| V <sub>TH</sub> | 1.87     | V    |
|                 | N.CON    | n.C. |





## Switching Characteristics (Over the Operating Range)<sup>[11]</sup>

|                             |   | WCMC16 | 616V9X-70 |      |  |
|-----------------------------|---|--------|-----------|------|--|
| Parameter                   | Description   | Min.   | Max.      | Unit |  |
| Read Cycle                  |   |        | •         |      |  |
| t <sub>RC</sub>             | Read Cycle Time   | 70     |           | ns   |  |
| t <sub>AA</sub>             | Address to Data Valid   |        | 70        | ns   |  |
| t <sub>OHA</sub>            | Data Hold from Address Change                                 | 10     |           | ns   |  |
| t <sub>ACE</sub>            | CE LOW and CE <sub>2</sub> HIGH to Data Valid                 |        | 70        | ns   |  |
| t <sub>DOE</sub>            | OE LOW to Data Valid  |        | 35        | ns   |  |
| t <sub>LZOE</sub>           | OE LOW to Low Z <sup>[12, 14]</sup>                           | 5      |           | ns   |  |
| t <sub>HZOE</sub>           | OE HIGH to High Z <sup>[12, 14]</sup>                         |        | 25        | ns   |  |
| t <sub>LZCE</sub>           | CE LOW and CE <sub>2</sub> HIGH to Low Z <sup>[12, 14]</sup>  | 5      |           | ns   |  |
| t <sub>HZCE</sub>           | CE HIGH and CE <sub>2</sub> LOW to High Z <sup>[12, 14]</sup> |        | 25        | ns   |  |
| t <sub>DBE</sub>            | BLE/BHE LOW to Data Valid                                     |        | 70        | ns   |  |
| t <sub>LZBE</sub>           | BLE/BHE LOW to Low Z <sup>[12, 14]</sup>                      | 5      |           | ns   |  |
| t <sub>HZBE</sub>           | BLE/BHE HIGH to High-Z <sup>[12, 14]</sup>                    | 五石     | 25        | ns   |  |
| t <sub>SK</sub>             | Address Skew  | 3      | 10        | ns   |  |
| Write Cycle <sup>[13]</sup> | 2 7 19  |        |           | •    |  |
| t <sub>WC</sub>             | Write Cycle Time  | 70     |           | ns   |  |
| t <sub>SCE</sub>            | CE LOW and CE <sub>2</sub> HIGH to Write End                  | 55     |           | ns   |  |
| t <sub>AW</sub>             | Address Set-up to Write End                                   | 55     |           | ns   |  |
| t <sub>HA</sub>             | Address Hold from Write End                                   | 0      |           | ns   |  |
| t <sub>SA</sub>             | Address Set-up to Write Start                                 | 0      |           | ns   |  |
| t <sub>PWE</sub>            | WE Pulse Width  | 55     |           | ns   |  |
| t <sub>BW</sub>             | BLE/BHE LOW to Write End                                      | 55     |           | ns   |  |
| t <sub>SD</sub>             | Data Set-up to Write End                                      | 25     |           | ns   |  |
| t <sub>HD</sub>             | Data Hold from Write End                                      | 0      |           | ns   |  |
| t <sub>HZWE</sub>           | WE LOW to High Z <sup>[12, 14]</sup>                          |        | 25        | ns   |  |
| t <sub>LZWE</sub>           | WE HIGH to Low Z <sup>[12, 14]</sup>                          | 5      |           | ns   |  |

#### Notes:

<sup>11.</sup> Test conditions assume signal transition time of 1V/ns or higher , timing reference levels of V CC(typ)/2, input pulse levels of 0V to VCC(typ), and output loading of the specified  $I_{\rm OL}/I_{\rm OH}$  and 30-pF load cpacitance


thzoe, thzoe, thzee and thzwe transitions are measured when the outputs enter a high-impedance state.
 The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write


the write

14. High-Z and Low-Z parameters are characterized and are not 100% tested.



# **Switching Waveforms**







Note:

15. WE is HIGH for Read Cycle.











#### Notes:

- 16. Data I/O is high impedance if OE = V<sub>H</sub>.
   17. If Chip Enable goes INACTIVE simultaneously with WE HIGH, the output remains in a high-impedance state.
   18. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[17, 18]</sup>



# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17, 18]





# Truth Table<sup>[19]</sup>

| CE | CE <sub>2</sub> | WE | OE | BHE | BLE | Inputs/Outputs   | Mode                              | Power                      |
|----|-----------------|----|----|-----|-----|--|-----------------------------------|----------------------------|
| Н  | Н               | Χ  | Х  | Х   | Х   | High Z   | Deselect/Power-Down               | Standby (I <sub>SB</sub> ) |
| Х  | Н               | Х  | Х  | Н   | Н   | High Z   | Deselect/Power-Down               | Standby (I <sub>SB</sub> ) |
| Х  | L               | L  | Х  | Х   | Х   | High Z   | Deselect/Power-Down               | Standby (I <sub>SB</sub> ) |
| L  | Н               | Н  | L  | L   | L   | Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )  | Read                              | Active (I <sub>CC</sub> )  |
| L  | Н               | Н  | L  | Н   | L   | Data Out ( $I/O_0$ – $I/O_7$ ); $I/O_8$ – $I/O_{15}$ in High Z                               | Read                              | Active (I <sub>CC</sub> )  |
| L  | Н               | Н  | L  | L   | Н   | Data Out ( $I/O_8$ – $I/O_{15}$ ); $I/O_0$ – $I/O_7$ in High Z                               | Read                              | Active (I <sub>CC</sub> )  |
| L  | Н               | Н  | Н  | L   | L   | High Z   | Output Disabled                   | Active (I <sub>CC</sub> )  |
| L  | Н               | Н  | Н  | Н   | L   | High Z   | Output Disabled                   | Active (I <sub>CC</sub> )  |
| L  | Н               | Н  | Н  | L   | Н   | High Z   | Output Disabled                   | Active (I <sub>CC</sub> )  |
| L  | Н               | L  | Х  | L   | L   | Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )   | Write (Upper Byte and Lower Byte) | Active (I <sub>CC</sub> )  |
| L  | Н               | L  | Х  | Н   | L   | Data In (I/O $_0$ -I/O $_7$ );<br>I/O $_8$ -I/O $_{15}$ in High Z                            | Write (Lower Byte Only)           | Active (I <sub>CC</sub> )  |
| L  | Н               | L  | Х  | L   | Н   | Data In (I/O <sub>8</sub> -I/O <sub>15</sub> ); I/O <sub>0</sub> -I/O <sub>7</sub> in High Z | Write (Upper Byte Only)           | Active (I <sub>CC</sub> )  |

Notes: 19.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't Care




## **Ordering Information**

|   | Speed<br>(ns) | Ordering Code    | Package<br>Name | Package Type                                | Operating<br>Range |
|---|---------------|------------------|-----------------|---|--------------------|
| 1 | 70            | WCMC1616V9X-FI70 | BV48A           | 48-ball Fine Pitch BGA (6.0 x 8.0 x 1.2 mm) | Industrial         |

# **Package Diagrams**

## 48-Ball (6 mm x 8 mm x 1.2 mm) FBGA BA48K





**WCMC1616V9X** 



MoBL is a registered trademark of Cypress Semiconductor. MoBL2, MoBL3, MoBL4, and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.





# **Document History Table**

| Document Title: WCMC1616V9X MoBL3 <sup>TM®</sup> 16Mb (1Mb x 16) Pseudo Static RAM Document Number: 38-14027 |         |               |                    |                       |  |  |
|--|---------|---------------|--------------------|-----------------------|--|--|
| REV.   | ECN NO. | Issue<br>Date | Orig. of<br>Change | Description of Change |  |  |
| **   | 130544  | 10/16/03      | MPR                | New Data Sheet        |  |  |

